diff options
| author | Marek Vasut <marex@denx.de> | 2015-07-17 03:11:06 +0200 |
|---|---|---|
| committer | Marek Vasut <marex@denx.de> | 2015-08-08 14:14:14 +0200 |
| commit | d32badbd80e7089e4d240501d0a6bc36a4f03ed3 (patch) | |
| tree | af018e6000f11f48988127db7b105e7b18662c3e /drivers/ddr/altera/sequencer.c | |
| parent | f936f94f8070133fbf8195e5349d7eeed9dd70ec (diff) | |
| download | u-boot-imx-d32badbd80e7089e4d240501d0a6bc36a4f03ed3.zip u-boot-imx-d32badbd80e7089e4d240501d0a6bc36a4f03ed3.tar.gz u-boot-imx-d32badbd80e7089e4d240501d0a6bc36a4f03ed3.tar.bz2 | |
ddr: altera: Fix ad-hoc iterative division implementation
Contemporary CPUs can perform division just fine, use this
functionality and zap another implementation of iterative
division :-)
Signed-off-by: Marek Vasut <marex@denx.de>
Diffstat (limited to 'drivers/ddr/altera/sequencer.c')
| -rw-r--r-- | drivers/ddr/altera/sequencer.c | 11 |
1 files changed, 2 insertions, 9 deletions
diff --git a/drivers/ddr/altera/sequencer.c b/drivers/ddr/altera/sequencer.c index 8c56f02..28e32ff 100644 --- a/drivers/ddr/altera/sequencer.c +++ b/drivers/ddr/altera/sequencer.c @@ -2185,7 +2185,6 @@ static uint32_t rw_mgr_mem_calibrate_vfifo(uint32_t read_group, { uint32_t p, d, rank_bgn, sr; uint32_t dtaps_per_ptap; - uint32_t tmp_delay; uint32_t bit_chk; uint32_t grp_calibrated; uint32_t write_group, write_test_bgn; @@ -2200,14 +2199,8 @@ static uint32_t rw_mgr_mem_calibrate_vfifo(uint32_t read_group, write_test_bgn = test_bgn; /* USER Determine number of delay taps for each phase tap */ - dtaps_per_ptap = 0; - tmp_delay = 0; - while (tmp_delay < IO_DELAY_PER_OPA_TAP) { - dtaps_per_ptap++; - tmp_delay += IO_DELAY_PER_DQS_EN_DCHAIN_TAP; - } - dtaps_per_ptap--; - tmp_delay = 0; + dtaps_per_ptap = DIV_ROUND_UP(IO_DELAY_PER_OPA_TAP, + IO_DELAY_PER_DQS_EN_DCHAIN_TAP) - 1; /* update info for sims */ reg_file_set_group(read_group); |