summaryrefslogtreecommitdiff
path: root/doc
diff options
context:
space:
mode:
authorVikas Manocha <vikas.manocha@st.com>2015-07-02 18:29:46 -0700
committerJagan Teki <jteki@openedev.com>2015-07-03 13:50:53 +0530
commit8097cba809d8c40d8fe72f792c7dc0644c845a32 (patch)
treeb0d58f4d354f1b459e8175b3775fde61bbc00b96 /doc
parent70bb2b141573afd75cbc4b448e430814f3990b28 (diff)
downloadu-boot-imx-8097cba809d8c40d8fe72f792c7dc0644c845a32.zip
u-boot-imx-8097cba809d8c40d8fe72f792c7dc0644c845a32.tar.gz
u-boot-imx-8097cba809d8c40d8fe72f792c7dc0644c845a32.tar.bz2
spi: cadence_qspi: add device tree binding doc
This patch adds the device tree binding doc for the cadence qspi controller & also removes the not needed properties from the stv0991 device tree. Signed-off-by: Vikas Manocha <vikas.manocha@st.com> Reviewed-by: Jagannadh Teki <jteki@openedev.com>
Diffstat (limited to 'doc')
-rw-r--r--doc/device-tree-bindings/spi/spi-cadence.txt28
1 files changed, 28 insertions, 0 deletions
diff --git a/doc/device-tree-bindings/spi/spi-cadence.txt b/doc/device-tree-bindings/spi/spi-cadence.txt
new file mode 100644
index 0000000..c1e2233
--- /dev/null
+++ b/doc/device-tree-bindings/spi/spi-cadence.txt
@@ -0,0 +1,28 @@
+Cadence QSPI controller device tree bindings
+--------------------------------------------
+
+Required properties:
+- compatible : should be "cadence,qspi".
+- reg : 1.Physical base address and size of SPI registers map.
+ 2. Physical base address & size of NOR Flash.
+- clocks : Clock phandles (see clock bindings for details).
+- sram-size : spi controller sram size.
+- status : enable in requried dts.
+
+connected flash properties
+--------------------------
+
+- spi-max-frequency : Max supported spi frequency.
+- page-size : Flash page size.
+- block-size : Flash memory block size.
+- tshsl-ns : Added delay in master reference clocks (ref_clk) for
+ the length that the master mode chip select outputs
+ are de-asserted between transactions.
+- tsd2d-ns : Delay in master reference clocks (ref_clk) between one
+ chip select being de-activated and the activation of
+ another.
+- tchsh-ns : Delay in master reference clocks between last bit of
+ current transaction and de-asserting the device chip
+ select (n_ss_out).
+- tslch-ns : Delay in master reference clocks between setting
+ n_ss_out low and first bit transfer