summaryrefslogtreecommitdiff
path: root/cpu/mpc8260
diff options
context:
space:
mode:
authorStefan Roese <sr@denx.de>2007-07-04 08:11:37 +0200
committerStefan Roese <sr@denx.de>2007-07-04 08:11:37 +0200
commit8e990cb076a1c77daf3a50cc0df9732135e9eef5 (patch)
tree3b860d74bb4ddc5e0c9485e44da1bc0a08ed839c /cpu/mpc8260
parentd677b32855f577ae2690dcd64a172cdd706e0ffc (diff)
parent98c440bee623ecdd5322852732b883e696fb2140 (diff)
downloadu-boot-imx-8e990cb076a1c77daf3a50cc0df9732135e9eef5.zip
u-boot-imx-8e990cb076a1c77daf3a50cc0df9732135e9eef5.tar.gz
u-boot-imx-8e990cb076a1c77daf3a50cc0df9732135e9eef5.tar.bz2
Merge with git://www.denx.de/git/u-boot.git
Diffstat (limited to 'cpu/mpc8260')
-rw-r--r--cpu/mpc8260/start.S8
1 files changed, 4 insertions, 4 deletions
diff --git a/cpu/mpc8260/start.S b/cpu/mpc8260/start.S
index 2e93bbb..7f5dc81 100644
--- a/cpu/mpc8260/start.S
+++ b/cpu/mpc8260/start.S
@@ -279,7 +279,7 @@ _start_of_vectors:
/* Alignment exception. */
. = 0x600
Alignment:
- EXCEPTION_PROLOG
+ EXCEPTION_PROLOG(SRR0, SRR1)
mfspr r4,DAR
stw r4,_DAR(r21)
mfspr r5,DSISR
@@ -298,7 +298,7 @@ Alignment:
/* Program check exception */
. = 0x700
ProgramCheck:
- EXCEPTION_PROLOG
+ EXCEPTION_PROLOG(SRR0, SRR1)
addi r3,r1,STACK_FRAME_OVERHEAD
li r20,MSR_KERNEL
rlwimi r20,r23,0,16,16 /* copy EE bit from saved MSR */
@@ -676,13 +676,13 @@ init_debug:
bdnz 1b
/* Load the Instruction Address Breakpoint Register (IABR). */
- /* */
+ /* */
/* The address to load is stored in the first word of dual port */
/* ram and should be preserved while the power is on, so you */
/* can plug addresses into that location then reset the cpu and */
/* this code will load that address into the IABR after the */
/* reset. */
- /* */
+ /* */
/* When the program counter matches the contents of the IABR, */
/* an exception is generated (before the instruction at that */
/* location completes). The vector for this exception is 0x1300 */