diff options
| author | Siarhei Siamashka <siarhei.siamashka@gmail.com> | 2014-08-03 05:32:48 +0300 |
|---|---|---|
| committer | Hans de Goede <hdegoede@redhat.com> | 2014-08-12 08:42:33 +0200 |
| commit | 013f2d746955147439215a4939655c9ed6bdd866 (patch) | |
| tree | fc8468aa8c6c2d1b1f245365bd4cc1aeee004e84 /board/renesas/sh7785lcr/sh7785lcr.c | |
| parent | 1a9717cbb3753ea93d156621b3082434b8417c9f (diff) | |
| download | u-boot-imx-013f2d746955147439215a4939655c9ed6bdd866.zip u-boot-imx-013f2d746955147439215a4939655c9ed6bdd866.tar.gz u-boot-imx-013f2d746955147439215a4939655c9ed6bdd866.tar.bz2 | |
sunxi: dram: Use divisor P=1 for PLL5
This configures the PLL5P clock frequency to something in the ballpark
of 1GHz and allows more choices for MBUS and G2D clock frequency
selection (using their own divisors). In particular, it enables the use
of 2/3 clock speed ratio between MBUS and DRAM.
Signed-off-by: Siarhei Siamashka <siarhei.siamashka@gmail.com>
Acked-by: Ian Campbell <ijc@hellion.org.uk>
Signed-off-by: Hans de Goede <hdegoede@redhat.com>
Diffstat (limited to 'board/renesas/sh7785lcr/sh7785lcr.c')
0 files changed, 0 insertions, 0 deletions