summaryrefslogtreecommitdiff
path: root/board/qemu-malta/qemu-malta.c
diff options
context:
space:
mode:
authorTom Rini <trini@ti.com>2013-07-24 09:30:46 -0400
committerTom Rini <trini@ti.com>2013-07-25 08:51:48 -0400
commit230187ce266889ad465b39ded6717805379e7ffe (patch)
treeda91d96b28eba97d7e14ffee800fc1003dac880d /board/qemu-malta/qemu-malta.c
parent8dde4ca90ee12a9dd40f42b80e51107ecd26ebe0 (diff)
parentdb2c86d7d71d1be0ac0fe702493faf9302639235 (diff)
downloadu-boot-imx-230187ce266889ad465b39ded6717805379e7ffe.zip
u-boot-imx-230187ce266889ad465b39ded6717805379e7ffe.tar.gz
u-boot-imx-230187ce266889ad465b39ded6717805379e7ffe.tar.bz2
Merge branch 'master' of git://git.denx.de/u-boot-mips
Conflict over SPDX changes means that one change was effectively dropped as it was fixing typos in a removed hunk of text. Conflicts: arch/mips/cpu/mips64/start.S Signed-off-by: Tom Rini <trini@ti.com>
Diffstat (limited to 'board/qemu-malta/qemu-malta.c')
-rw-r--r--board/qemu-malta/qemu-malta.c49
1 files changed, 49 insertions, 0 deletions
diff --git a/board/qemu-malta/qemu-malta.c b/board/qemu-malta/qemu-malta.c
new file mode 100644
index 0000000..4cbd736
--- /dev/null
+++ b/board/qemu-malta/qemu-malta.c
@@ -0,0 +1,49 @@
+/*
+ * Copyright (C) 2013 Gabor Juhos <juhosg@openwrt.org>
+ *
+ * This program is free software; you can redistribute it and/or modify it
+ * under the terms of the GNU General Public License version 2 as published
+ * by the Free Software Foundation.
+ */
+
+#include <common.h>
+#include <netdev.h>
+
+#include <asm/addrspace.h>
+#include <asm/io.h>
+#include <asm/malta.h>
+#include <pci_gt64120.h>
+
+phys_size_t initdram(int board_type)
+{
+ return CONFIG_SYS_MEM_SIZE;
+}
+
+int checkboard(void)
+{
+ puts("Board: MIPS Malta CoreLV (Qemu)\n");
+ return 0;
+}
+
+int board_eth_init(bd_t *bis)
+{
+ return pci_eth_init(bis);
+}
+
+void _machine_restart(void)
+{
+ void __iomem *reset_base;
+
+ reset_base = (void __iomem *)CKSEG1ADDR(MALTA_RESET_BASE);
+ __raw_writel(GORESET, reset_base);
+}
+
+void pci_init_board(void)
+{
+ set_io_port_base(CKSEG1ADDR(MALTA_IO_PORT_BASE));
+
+ gt64120_pci_init((void *)CKSEG1ADDR(MALTA_GT_BASE),
+ 0x00000000, 0x00000000, CONFIG_SYS_MEM_SIZE,
+ 0x10000000, 0x10000000, 128 * 1024 * 1024,
+ 0x00000000, 0x00000000, 0x20000);
+}