summaryrefslogtreecommitdiff
path: root/board/ms7750se
diff options
context:
space:
mode:
authorJean-Christophe PLAGNIOL-VILLARD <plagnioj@jcrosoft.com>2008-12-20 19:29:49 +0100
committerNobuhiro Iwamatsu <iwamatsu@nigauri.org>2009-01-16 10:22:27 +0900
commitf7e78f3b74aae9caca2997bad865a72338326c0a (patch)
treeb91ea5c01b9232ffbe7573b5eeac3343b3df8594 /board/ms7750se
parente4430779623af500de1cee7892c379f07ef59813 (diff)
downloadu-boot-imx-f7e78f3b74aae9caca2997bad865a72338326c0a.zip
u-boot-imx-f7e78f3b74aae9caca2997bad865a72338326c0a.tar.gz
u-boot-imx-f7e78f3b74aae9caca2997bad865a72338326c0a.tar.bz2
sh: use write{8,16,32} in all lowlevel_init
Signed-off-by: Jean-Christophe PLAGNIOL-VILLARD <plagnioj@jcrosoft.com> Signed-off-by: Nobuhiro Iwamatsu <iwamatsu@nigauri.org>
Diffstat (limited to 'board/ms7750se')
-rw-r--r--board/ms7750se/lowlevel_init.S64
1 files changed, 19 insertions, 45 deletions
diff --git a/board/ms7750se/lowlevel_init.S b/board/ms7750se/lowlevel_init.S
index de05dd9..7108019 100644
--- a/board/ms7750se/lowlevel_init.S
+++ b/board/ms7750se/lowlevel_init.S
@@ -29,6 +29,7 @@
#include <version.h>
#include <asm/processor.h>
+#include <asm/macro.h>
#ifdef CONFIG_CPU_SH7751
#define BCR2_D_VALUE 0x2FFC /* Area 1-6 width: 32/32/32/32/32/16 */
@@ -65,61 +66,37 @@
lowlevel_init:
- mov.l CCR_A, r1 ! CCR Address
- mov.l CCR_D_DISABLE, r0 ! CCR Data
- mov.l r0, @r1
+ write32 CCR_A, CCR_D_DISABLE
init_bsc:
- mov.l FRQCR_A, r1 /* FRQCR Address */
- mov.l FRQCR_D, r0 /* FRQCR Data */
- mov.w r0, @r1
+ write16 FRQCR_A, FRQCR_D
- mov.l BCR1_A, r1 /* BCR1 Address */
- mov.l BCR1_D, r0 /* BCR1 Data */
- mov.l r0, @r1
+ write32 BCR1_A, BCR1_D
- mov.l BCR2_A, r1 /* BCR2 Address */
- mov.l BCR2_D, r0 /* BCR2 Data */
- mov.w r0, @r1
+ write16 BCR2_A, BCR2_D
- mov.l WCR1_A, r1 /* WCR1 Address */
- mov.l WCR1_D, r0 /* WCR1 Data */
- mov.l r0, @r1
+ write32 WCR1_A, WCR1_D
- mov.l WCR2_A, r1 /* WCR2 Address */
- mov.l WCR2_D, r0 /* WCR2 Data */
- mov.l r0, @r1
+ write32 WCR2_A, WCR2_D
- mov.l WCR3_A, r1 /* WCR3 Address */
- mov.l WCR3_D, r0 /* WCR3 Data */
- mov.l r0, @r1
+ write32 WCR3_A, WCR3_D
- mov.l MCR_A, r1 /* MCR Address */
- mov.l MCR_D1, r0 /* MCR Data1 */
- mov.l r0, @r1
+ write32 MCR_A, MCR_D1
- mov.l SDMR3_A, r1 /* Set SDRAM mode */
- mov #0, r0
- mov.b r0, @r1
+ /* Set SDRAM mode */
+ write8 SDMR3_A, #0
! Do you need PCMCIA setting?
! If so, please add the lines here...
- mov.l RTCNT_A, r1 /* RTCNT Address */
- mov.l RTCNT_D, r0 /* RTCNT Data */
- mov.w r0, @r1
+ write16 RTCNT_A, RTCNT_D
- mov.l RTCOR_A, r1 /* RTCOR Address */
- mov.l RTCOR_D, r0 /* RTCOR Data */
- mov.w r0, @r1
+ write16 RTCOR_A, RTCOR_D
- mov.l RTCSR_A, r1 /* RTCSR Address */
- mov.l RTCSR_D, r0 /* RTCSR Data */
- mov.w r0, @r1
+ write16 RTCSR_A, RTCSR_D
+
+ write16 RFCR_A, RFCR_D
- mov.l RFCR_A, r1 /* RFCR Address */
- mov.l RFCR_D, r0 /* RFCR Data */
- mov.w r0, @r1 /* Clear reflesh counter */
/* Wait DRAM refresh 30 times */
mov #30, r3
1:
@@ -128,13 +105,10 @@ init_bsc:
cmp/hi r3, r2
bf 1b
- mov.l MCR_A, r1 /* MCR Address */
- mov.l MCR_D2, r0 /* MCR Data2 */
- mov.l r0, @r1
+ write32 MCR_A, MCR_D2
- mov.l SDMR3_A, r1 /* Set SDRAM mode */
- mov #0, r0
- mov.b r0, @r1
+ /* Set SDRAM mode */
+ write8 SDMR3_A, #0
rts
nop