diff options
| author | Minghuan Lian <Minghuan.Lian@freescale.com> | 2015-03-27 13:24:39 +0800 |
|---|---|---|
| committer | York Sun <yorksun@freescale.com> | 2015-05-04 09:24:23 -0700 |
| commit | 1d0b59a9b049443397f484ad03b88c6314bc7ebb (patch) | |
| tree | 3aa8fc04de6bfd03c81ee07ee443bec9be07995d /board/mpl/vcma9 | |
| parent | 5066e62847bddf6030262ade2aa3e7bcdc930037 (diff) | |
| download | u-boot-imx-1d0b59a9b049443397f484ad03b88c6314bc7ebb.zip u-boot-imx-1d0b59a9b049443397f484ad03b88c6314bc7ebb.tar.gz u-boot-imx-1d0b59a9b049443397f484ad03b88c6314bc7ebb.tar.bz2 | |
fsl/pci: Set CFG_READY for PCIe v3.0 and later
Freescale PCIe controllers v3.0 and later need to set bit
CFG_READY to allow all inbound configuration transactions
to be processed normally when in EP mode. However, bit
CFG_READY has been moved from PCIe configuration space to
CCSR PCIe configuration register comparing previous version.
The patch is to set this bit according to PCIe version.
Signed-off-by: Ed Swarthout <Ed.Swarthout@freescale.com>
Signed-off-by: Roy Zang <tie-fei.zang@freescale.com>
Signed-off-by: Minghuan Lian <Minghuan.Lian@freescale.com>
Reviewed-by: York Sun <yorksun@freescale.com>
Diffstat (limited to 'board/mpl/vcma9')
0 files changed, 0 insertions, 0 deletions