summaryrefslogtreecommitdiff
path: root/board/lwmon5/init.S
diff options
context:
space:
mode:
authorStefan Roese <sr@denx.de>2008-01-09 10:28:20 +0100
committerStefan Roese <sr@denx.de>2008-01-09 10:28:20 +0100
commit8f24e0637ae113500d8bd60d80d57afcc0aa8bde (patch)
tree4f17b423e33303a05b883cfede86c1b42714283b /board/lwmon5/init.S
parent1754f50b710194f886b6f2831803d8960171a14d (diff)
downloadu-boot-imx-8f24e0637ae113500d8bd60d80d57afcc0aa8bde.zip
u-boot-imx-8f24e0637ae113500d8bd60d80d57afcc0aa8bde.tar.gz
u-boot-imx-8f24e0637ae113500d8bd60d80d57afcc0aa8bde.tar.bz2
ppc4xx: Change LWMON5 to not use OCM for init-ram and POST anymore
This patch configures the LWMON5 port to use d-cache as init-ram and the unused GPT0_COMP6 as POST WORD storage. Signed-off-by: Stefan Roese <sr@denx.de>
Diffstat (limited to 'board/lwmon5/init.S')
-rw-r--r--board/lwmon5/init.S2
1 files changed, 1 insertions, 1 deletions
diff --git a/board/lwmon5/init.S b/board/lwmon5/init.S
index 6798e80..5aade72 100644
--- a/board/lwmon5/init.S
+++ b/board/lwmon5/init.S
@@ -57,7 +57,7 @@ tlbtab:
#ifdef CFG_INIT_RAM_DCACHE
/* TLB-entry for init-ram in dcache (SA_I must be turned off!) */
- tlbentry(CFG_INIT_RAM_ADDR, SZ_64K, CFG_INIT_RAM_ADDR, 0, AC_R|AC_W|AC_X|SA_G)
+ tlbentry(CFG_INIT_RAM_ADDR, SZ_4K, CFG_INIT_RAM_ADDR, 0, AC_R|AC_W|AC_X|SA_G)
#endif
/* TLB-entry for PCI Memory */