diff options
author | Robin Gong <yibin.gong@nxp.com> | 2016-02-02 16:54:35 +0800 |
---|---|---|
committer | guoyin.chen <guoyin.chen@freescale.com> | 2016-03-04 15:35:56 +0800 |
commit | 015a8f9e3e37633e1cedc856ddc220fd24f82eb8 (patch) | |
tree | 38768bf2320940ad1182429acb5f84810c1d8a24 /board/freescale/mx7d_12x12_lpddr3_arm2/imximage.cfg | |
parent | 05875794cb763b435cf2b34d8b7fcc3d16f59e6f (diff) | |
download | u-boot-imx-015a8f9e3e37633e1cedc856ddc220fd24f82eb8.zip u-boot-imx-015a8f9e3e37633e1cedc856ddc220fd24f82eb8.tar.gz u-boot-imx-015a8f9e3e37633e1cedc856ddc220fd24f82eb8.tar.bz2 |
MLK-12371-1: imx: mx7d_12x12_lpddr3_arm2: fix POR reset failed after DDR enter retention
Since DDR enter retention mode after kernel enter DSM mode, we have to exit DDR
retention mode before uboot boot, so add this in DCD and plugin code. Meanwhile
correct the HW_ANADIG_SNVS_MISC_CTRL setting to avoid touching other bits.
Signed-off-by: Robin Gong <yibin.gong@nxp.com>
Diffstat (limited to 'board/freescale/mx7d_12x12_lpddr3_arm2/imximage.cfg')
-rw-r--r-- | board/freescale/mx7d_12x12_lpddr3_arm2/imximage.cfg | 3 |
1 files changed, 3 insertions, 0 deletions
diff --git a/board/freescale/mx7d_12x12_lpddr3_arm2/imximage.cfg b/board/freescale/mx7d_12x12_lpddr3_arm2/imximage.cfg index 00a74f7..e38c44c 100644 --- a/board/freescale/mx7d_12x12_lpddr3_arm2/imximage.cfg +++ b/board/freescale/mx7d_12x12_lpddr3_arm2/imximage.cfg @@ -51,6 +51,9 @@ CSF CONFIG_CSF_SIZE */ DATA 4 0x30340004 0x4F400005 +/* Clear then set bit30 to ensure exit from DDR retention */ +DATA 4 0x30360388 0x40000000 +DATA 4 0x30360384 0x40000000 DATA 4 0x30391000 0x00000002 DATA 4 0x307a0000 0x03040008 |