diff options
author | Peng Fan <Peng.Fan@freescale.com> | 2015-11-04 16:30:47 +0800 |
---|---|---|
committer | Peng Fan <Peng.Fan@freescale.com> | 2015-11-09 14:55:19 +0800 |
commit | 5fb08a4dcc7b8478fc4236b90ad8dc2190cf94e7 (patch) | |
tree | 3224341fc7f1a255ba0802cf9843567232ef6f03 /board/freescale/mx6sabresd/plugin.S | |
parent | cc55f2e65eac561a2ad421d664b9db3430b91e8c (diff) | |
download | u-boot-imx-5fb08a4dcc7b8478fc4236b90ad8dc2190cf94e7.zip u-boot-imx-5fb08a4dcc7b8478fc4236b90ad8dc2190cf94e7.tar.gz u-boot-imx-5fb08a4dcc7b8478fc4236b90ad8dc2190cf94e7.tar.bz2 |
MLK-11825 imx: mx6dqp: update ddr script to 1.13
http://sw-stash.freescale.net/projects/IMX/repos/ddr-scripts-rel/commits/8111e4d0cd81226899be637013048281e3c097b4
http://compass.freescale.net/livelink/livelink?func=ll&objId=234753630&objAction=browse&viewType=1
arik_r2_sabre_ddr3_528_1.13.inc is for sabre-AI
arik_r2_sdb_ddr3_528_1.13.inc is for sabresd
1.13<-1.12:
Change log:
1. Remove 20c4080
1.12<-1.10
Change log:
1. NoC register DDRCONF change to 0 which is compatible
for only CS0 is used on board
2. Change 2 values to compatible with our DDR aid script,
these two registers doesn’t have any effect on current system
tRPA = 0;
//this bit only used in DDR2 mode
tAOFPD/tAONPD=0x4;
//These register only works when MDPDC. SLOW_PD = 1 which is 0 in script
Test results:
One mx6qp-sdb and one mx6qp-ard board and one mx6qp-ard board passed
60 hours memtester stress teset.
Signed-off-by: Peng Fan <Peng.Fan@freescale.com>
Diffstat (limited to 'board/freescale/mx6sabresd/plugin.S')
-rw-r--r-- | board/freescale/mx6sabresd/plugin.S | 6 |
1 files changed, 3 insertions, 3 deletions
diff --git a/board/freescale/mx6sabresd/plugin.S b/board/freescale/mx6sabresd/plugin.S index 7b15a24..0e593e0 100644 --- a/board/freescale/mx6sabresd/plugin.S +++ b/board/freescale/mx6sabresd/plugin.S @@ -120,12 +120,12 @@ ldr r2, =0x00020036 str r2, [r0, #0x004] - ldr r2, =0x09444040 + ldr r2, =0x24444040 str r2, [r0, #0x008] ldr r2, =0x555A7955 str r2, [r0, #0x00c] - ldr r2, =0xFF328F64 + ldr r2, =0xFF320F64 str r2, [r0, #0x010] ldr r2, =0x01FF00DB @@ -152,7 +152,7 @@ str r2, [r0, #0x890] ldr r3, =0x00bb0000 - ldr r2, =0x00000004 + ldr r2, =0x00000000 str r2, [r3, #0x008] ldr r2, =0x2891E41A str r2, [r3, #0x00C] |