summaryrefslogtreecommitdiff
path: root/board/freescale/mpc8560ads/tlb.c
diff options
context:
space:
mode:
authorKumar Gala <galak@kernel.crashing.org>2008-01-16 22:38:34 -0600
committerKumar Gala <galak@kernel.crashing.org>2008-01-17 02:04:53 -0600
commit8716318057a5f60ab1ba081ece2dbe82ae00e1ee (patch)
tree149f8d5ff21d896631b453841b721e4c4535abbc /board/freescale/mpc8560ads/tlb.c
parent44a23cfd6360a68eaa41f945190618a55519eac3 (diff)
downloadu-boot-imx-8716318057a5f60ab1ba081ece2dbe82ae00e1ee.zip
u-boot-imx-8716318057a5f60ab1ba081ece2dbe82ae00e1ee.tar.gz
u-boot-imx-8716318057a5f60ab1ba081ece2dbe82ae00e1ee.tar.bz2
85xx: Reworked initial processor init
Reworked the initial processor initialzation sequence: * introduced cpu_early_init_f that is run in address space 1 (AS=1) * Moved TLB/LAW and CCSR init into cpu_early_init_f() * Reworked initial asm code to do most of the core init before TLBs The main reasons for these changes are to allow handling of 36-bit phys addresses in the future and some of the issues that will exist when we do that. There are a few caveats on what can be initialized via the LAW and TLB static tables: * TLB entry 14/15 can't be initialized via the TLB table * any LAW that covers the implicit boot window (4G-8M to 4G) must map to the code that is currently executing. Signed-off-by: Kumar Gala <galak@kernel.crashing.org>
Diffstat (limited to 'board/freescale/mpc8560ads/tlb.c')
0 files changed, 0 insertions, 0 deletions