summaryrefslogtreecommitdiff
path: root/board/freescale/mpc8548cds
diff options
context:
space:
mode:
authorYe Li <ye.li@nxp.com>2016-12-07 11:37:05 +0800
committerYe Li <ye.li@nxp.com>2016-12-12 10:26:52 +0800
commit62e73b45c53e3302d869c373da72699199b90648 (patch)
tree49cadd0b3eee06251f7b2e8f898c8d2e03c9c57b /board/freescale/mpc8548cds
parent9a4fa3f8d2762791a76fd90e83feec8c8c9235b0 (diff)
downloadu-boot-imx-62e73b45c53e3302d869c373da72699199b90648.zip
u-boot-imx-62e73b45c53e3302d869c373da72699199b90648.tar.gz
u-boot-imx-62e73b45c53e3302d869c373da72699199b90648.tar.bz2
MLK-13586-2 mx7d_arm2/sabresd: Update ddr3 script to V2.0 for Bank interleave
To improve the performance, enable the bank interleave for DDR3. Update the DDR3 settings to new script IMX7D_DDR3_533MHz_1GB_32bit_V2.0.ds Changes: 1. Enable bank interleave 2. Improve the drive strength for non-TO1.1 chips. 3. Updates ZQ_CON0 settings. 4. For 19x19 DDR3 ARM2 and 12x12 DDR3 ARM2, they are using old version scripts which were not upgrade with SABRESD script. According to DDR owner suggestion, to use same version script for all of them. File: http://compass.freescale.net/livelink/livelink?func=ll&objid=233861153&objAction=browse&sort=name&viewType=1 Test: Passed stress test on one TO1.2 SABRESD, one TO1.1 SABRESD and one TO1.0 SABRESD. Passed stress test on one 12x12 ddr3 ARM2. Signed-off-by: Ye Li <ye.li@nxp.com>
Diffstat (limited to 'board/freescale/mpc8548cds')
0 files changed, 0 insertions, 0 deletions