diff options
author | Shengzhou Liu <Shengzhou.Liu@nxp.com> | 2016-04-07 16:22:21 +0800 |
---|---|---|
committer | York Sun <york.sun@nxp.com> | 2016-05-17 09:26:19 -0700 |
commit | 074596c0b5f4e9a3642a3159a9fc7f8b8064c18a (patch) | |
tree | 645933dc5c430f57d2c27ce98af98329d02852e0 /board/freescale/ls1043ardb/ddr.c | |
parent | aeaec0e682f45b9e0c62c522fafea353931f73ed (diff) | |
download | u-boot-imx-074596c0b5f4e9a3642a3159a9fc7f8b8064c18a.zip u-boot-imx-074596c0b5f4e9a3642a3159a9fc7f8b8064c18a.tar.gz u-boot-imx-074596c0b5f4e9a3642a3159a9fc7f8b8064c18a.tar.bz2 |
armv8/ls1043: Add workaround for DDR erratum A-008850
Barrier transactions from CCI400 need to be disabled till
the DDR is configured, otherwise it may lead to system hang.
The patch adds workaround to fix the erratum.
Signed-off-by: Shengzhou Liu <Shengzhou.Liu@nxp.com>
Reviewed-by: York Sun <york.sun@nxp.com>
Diffstat (limited to 'board/freescale/ls1043ardb/ddr.c')
-rw-r--r-- | board/freescale/ls1043ardb/ddr.c | 2 |
1 files changed, 2 insertions, 0 deletions
diff --git a/board/freescale/ls1043ardb/ddr.c b/board/freescale/ls1043ardb/ddr.c index 11bc0f2..1e2fd2e 100644 --- a/board/freescale/ls1043ardb/ddr.c +++ b/board/freescale/ls1043ardb/ddr.c @@ -177,6 +177,8 @@ phys_size_t initdram(int board_type) #else dram_size = fsl_ddr_sdram_size(); #endif + erratum_a008850_post(); + #ifdef CONFIG_FSL_DEEP_SLEEP fsl_dp_ddr_restore(); #endif |