summaryrefslogtreecommitdiff
path: root/board/esd/cpci5200/mt46v16m16-75.h
diff options
context:
space:
mode:
authorStefan Roese <sr@denx.de>2005-08-22 17:51:53 +0200
committerStefan Roese <sr@denx.de>2005-08-22 17:51:53 +0200
commit5e4b3361bc0ccb2138569f872be60165ebeefb57 (patch)
tree1c68b9470b453554bb51ab23c431d8a183b1871a /board/esd/cpci5200/mt46v16m16-75.h
parentc0233d979bda450ba23896357aa4711aecf55f7c (diff)
downloadu-boot-imx-5e4b3361bc0ccb2138569f872be60165ebeefb57.zip
u-boot-imx-5e4b3361bc0ccb2138569f872be60165ebeefb57.tar.gz
u-boot-imx-5e4b3361bc0ccb2138569f872be60165ebeefb57.tar.bz2
Add esd cpci5200 and pf5200 boards
Patch by Reinhard Arlt, 22 Aug 2005
Diffstat (limited to 'board/esd/cpci5200/mt46v16m16-75.h')
-rw-r--r--board/esd/cpci5200/mt46v16m16-75.h37
1 files changed, 37 insertions, 0 deletions
diff --git a/board/esd/cpci5200/mt46v16m16-75.h b/board/esd/cpci5200/mt46v16m16-75.h
new file mode 100644
index 0000000..22d0a55
--- /dev/null
+++ b/board/esd/cpci5200/mt46v16m16-75.h
@@ -0,0 +1,37 @@
+/*
+ * (C) Copyright 2004
+ * Mark Jonas, Freescale Semiconductor, mark.jonas@motorola.com.
+ *
+ * See file CREDITS for list of people who contributed to this
+ * project.
+ *
+ * This program is free software; you can redistribute it and/or
+ * modify it under the terms of the GNU General Public License as
+ * published by the Free Software Foundation; either version 2 of
+ * the License, or (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+ * GNU General Public License for more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program; if not, write to the Free Software
+ * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
+ * MA 02111-1307 USA
+ */
+
+#define SDRAM_DDR 1 /* is DDR */
+
+#if defined(CONFIG_MPC5200)
+/* Settings for XLB = 132 MHz */
+#define SDRAM_MODE 0x018D0000
+#define SDRAM_EMODE 0x40090000
+#define SDRAM_CONTROL 0x705f0f00
+#define SDRAM_CONFIG1 0x73722930
+#define SDRAM_CONFIG2 0x47770000
+#define SDRAM_TAPDELAY 0x10000000
+
+#else
+#error CONFIG_MPC5200 not defined
+#endif