diff options
author | York Sun <yorksun@freescale.com> | 2015-12-04 11:57:08 -0800 |
---|---|---|
committer | York Sun <yorksun@freescale.com> | 2015-12-15 08:57:33 +0800 |
commit | c107c0c05c988ac6cfba6de60c90f105bbea0e1e (patch) | |
tree | 5c3c98cf44b3e8991687875e985ce4d73485a3cf /board/bf537-stamp | |
parent | e81495224f732f17ae6f379baf23b90cd1d5cb5f (diff) | |
download | u-boot-imx-c107c0c05c988ac6cfba6de60c90f105bbea0e1e.zip u-boot-imx-c107c0c05c988ac6cfba6de60c90f105bbea0e1e.tar.gz u-boot-imx-c107c0c05c988ac6cfba6de60c90f105bbea0e1e.tar.bz2 |
armv8: fsl-layerscape: Make DDR non secure in MMU tables
DDR has been set as secure in MMU tables. Non-secure master such
as SDHC DMA cannot access data correctly. Mixing secure and non-
secure MMU entries requirs the MMU tables themselves in secure
memory. This patch moves MMU tables into a secure DDR area.
Early MMU tables are changed to set DDR as non-secure. A new
table is added into final MMU tables so secure memory can have
2MB granuality.
gd->secure_ram tracks the location of this secure memory. For
ARMv8 SoCs, the RAM base is not zero and RAM is divided into several
banks. gd->secure_ram needs to be maintained before using. This
maintenance is board-specific, depending on the SoC and memory
bank of the secure memory falls into.
Signed-off-by: York Sun <yorksun@freescale.com>
Diffstat (limited to 'board/bf537-stamp')
0 files changed, 0 insertions, 0 deletions