summaryrefslogtreecommitdiff
path: root/arch/x86/cpu
diff options
context:
space:
mode:
authorBin Meng <bmeng.cn@gmail.com>2014-10-16 22:58:35 +0800
committerSimon Glass <sjg@chromium.org>2014-10-22 09:03:07 -0600
commit35d4fed320d577a4446531d7b9350ce40065c4b0 (patch)
treeb11dc89492c219926bbc07c4ef6c3b81cc86768b /arch/x86/cpu
parentfb00601ed6b8e9eca9d85c606de08cbd76b9d05f (diff)
downloadu-boot-imx-35d4fed320d577a4446531d7b9350ce40065c4b0.zip
u-boot-imx-35d4fed320d577a4446531d7b9350ce40065c4b0.tar.gz
u-boot-imx-35d4fed320d577a4446531d7b9350ce40065c4b0.tar.bz2
x86: Fix GDT limit in start16.S
GDT limit should be one less than an integral multiple of eight. Signed-off-by: Bin Meng <bmeng.cn@gmail.com> Acked-by: Simon Glass <sjg@chromium.org>
Diffstat (limited to 'arch/x86/cpu')
-rw-r--r--arch/x86/cpu/start16.S2
1 files changed, 1 insertions, 1 deletions
diff --git a/arch/x86/cpu/start16.S b/arch/x86/cpu/start16.S
index 8b9b327..6968fda 100644
--- a/arch/x86/cpu/start16.S
+++ b/arch/x86/cpu/start16.S
@@ -70,7 +70,7 @@ idt_ptr:
* GDT is setup in a safe location in RAM
*/
gdt_ptr:
- .word 0x20 /* limit (32 bytes = 4 GDT entries) */
+ .word 0x1f /* limit (31 bytes = 4 GDT entries - 1) */
.long BOOT_SEG + gdt /* base */
/* Some CPUs are picky about GDT alignment... */