diff options
| author | Sergey Alyoshin <alyoshin.s@gmail.com> | 2013-12-17 23:24:54 +0400 |
|---|---|---|
| committer | Stefano Babic <sbabic@denx.de> | 2014-01-03 15:44:06 +0100 |
| commit | 4611d5bab26f93471b84f6f33967cef69b3f723a (patch) | |
| tree | 8f06c237bcbe2a7bd8f599ef487cf690b80ef3eb /arch/arm/include/asm/arch-mx5 | |
| parent | c655b816e55464bf615e875475b8ffa506a4455e (diff) | |
| download | u-boot-imx-4611d5bab26f93471b84f6f33967cef69b3f723a.zip u-boot-imx-4611d5bab26f93471b84f6f33967cef69b3f723a.tar.gz u-boot-imx-4611d5bab26f93471b84f6f33967cef69b3f723a.tar.bz2 | |
arm: mx5: Add fuse supply enable in fsl_iim
Enable fuse supply before fuse programming and disable after.
Signed-off-by: Sergey Alyoshin <alyoshin.s@gmail.com>
Reviewed-by: Benoît Thébaudeau <benoit.thebaudeau@advansee.com>
Diffstat (limited to 'arch/arm/include/asm/arch-mx5')
| -rw-r--r-- | arch/arm/include/asm/arch-mx5/clock.h | 1 | ||||
| -rw-r--r-- | arch/arm/include/asm/arch-mx5/crm_regs.h | 3 |
2 files changed, 4 insertions, 0 deletions
diff --git a/arch/arm/include/asm/arch-mx5/clock.h b/arch/arm/include/asm/arch-mx5/clock.h index 9ee79ae..3db4112 100644 --- a/arch/arm/include/asm/arch-mx5/clock.h +++ b/arch/arm/include/asm/arch-mx5/clock.h @@ -53,5 +53,6 @@ void enable_usboh3_clk(bool enable); void mxc_set_sata_internal_clock(void); int enable_i2c_clk(unsigned char enable, unsigned i2c_num); void enable_nfc_clk(unsigned char enable); +void enable_efuse_prog_supply(bool enable); #endif /* __ASM_ARCH_CLOCK_H */ diff --git a/arch/arm/include/asm/arch-mx5/crm_regs.h b/arch/arm/include/asm/arch-mx5/crm_regs.h index 392881c..efe57e0 100644 --- a/arch/arm/include/asm/arch-mx5/crm_regs.h +++ b/arch/arm/include/asm/arch-mx5/crm_regs.h @@ -305,6 +305,9 @@ struct mxc_ccm_reg { /* Define the bits in register CCDR */ #define MXC_CCM_CCDR_IPU_HS_MASK (0x1 << 17) +/* Define the bits in register CGPR */ +#define MXC_CCM_CGPR_EFUSE_PROG_SUPPLY_GATE (1 << 4) + /* Define the bits in register CCGRx */ #define MXC_CCM_CCGR_CG_MASK 0x3 #define MXC_CCM_CCGR_CG_OFF 0x0 |