diff options
author | Tom Rini <trini@ti.com> | 2013-08-30 16:28:46 -0400 |
---|---|---|
committer | Tom Rini <trini@ti.com> | 2013-09-20 16:57:35 -0400 |
commit | 9721027aae63aab072de6ee8eae68d8e684b3af3 (patch) | |
tree | 8e04a61e54b6940f06985adf171e433511f9af27 /arch/arm/include/asm/arch-am33xx/clocks_am33xx.h | |
parent | 5287946c0612e55f948b6ccbe2beaaffb78130ef (diff) | |
download | u-boot-imx-9721027aae63aab072de6ee8eae68d8e684b3af3.zip u-boot-imx-9721027aae63aab072de6ee8eae68d8e684b3af3.tar.gz u-boot-imx-9721027aae63aab072de6ee8eae68d8e684b3af3.tar.bz2 |
am335x_evm: am33xx_spl_board_init function and scale core frequency
Add a am33xx_spl_board_init (and enable the PMICs) that we may see,
depending on the board we are running on. In all cases, we see if we
can rely on the efuse_sma register to tell us the maximum speed. In the
case of Beaglebone White, we need to make sure we are on AC power, and
are on later than rev A1, and then we can ramp up to the PG1.0 maximum
of 720Mhz. In the case of Beaglebone Black, we are either on PG2.0 that
supports 1GHz or PG2.1. As PG2.0 may or may not have efuse_sma set, we
cannot rely on this probe. In the case of the GP EVM, EVM SK and IDK we
need to rely on the efuse_sma if we are on PG2.1, and the defaults for
PG1.0/2.0.
Signed-off-by: Tom Rini <trini@ti.com>
Diffstat (limited to 'arch/arm/include/asm/arch-am33xx/clocks_am33xx.h')
-rw-r--r-- | arch/arm/include/asm/arch-am33xx/clocks_am33xx.h | 10 |
1 files changed, 9 insertions, 1 deletions
diff --git a/arch/arm/include/asm/arch-am33xx/clocks_am33xx.h b/arch/arm/include/asm/arch-am33xx/clocks_am33xx.h index 140379f..aad698d 100644 --- a/arch/arm/include/asm/arch-am33xx/clocks_am33xx.h +++ b/arch/arm/include/asm/arch-am33xx/clocks_am33xx.h @@ -11,9 +11,17 @@ #ifndef _CLOCKS_AM33XX_H_ #define _CLOCKS_AM33XX_H_ +/* MAIN PLL Fdll supported frequencies */ +#define MPUPLL_M_1000 1000 +#define MPUPLL_M_800 800 +#define MPUPLL_M_720 720 +#define MPUPLL_M_600 600 +#define MPUPLL_M_550 550 +#define MPUPLL_M_300 300 + /* MAIN PLL Fdll = 550 MHz, by default */ #ifndef CONFIG_SYS_MPUCLK -#define CONFIG_SYS_MPUCLK 550 +#define CONFIG_SYS_MPUCLK MPUPLL_M_550 #endif #define UART_RESET (0x1 << 1) |