summaryrefslogtreecommitdiff
path: root/arch/arm/cpu/armv7/uniphier
diff options
context:
space:
mode:
authorMasahiro Yamada <yamada.m@jp.panasonic.com>2015-01-06 14:20:04 +0900
committerMasahiro Yamada <yamada.m@jp.panasonic.com>2015-01-08 23:01:45 +0900
commit2661dfd0046285e9007c1de126255bee11c0b8cd (patch)
tree3cbd35c36cbc67d4d3aba6214639dc8e9a988f86 /arch/arm/cpu/armv7/uniphier
parent5e165b258f4231d8f9d07e773f19aaa57587f45a (diff)
downloadu-boot-imx-2661dfd0046285e9007c1de126255bee11c0b8cd.zip
u-boot-imx-2661dfd0046285e9007c1de126255bee11c0b8cd.tar.gz
u-boot-imx-2661dfd0046285e9007c1de126255bee11c0b8cd.tar.bz2
ARM: UniPhier: enable output of system bus
For NAND boot on PH1-LD4, PH1-sLD8, and some other SoCs, the output of the system bus is disabled by default. It must be enabled by software to have access to the system bus. Signed-off-by: Masahiro Yamada <yamada.m@jp.panasonic.com>
Diffstat (limited to 'arch/arm/cpu/armv7/uniphier')
-rw-r--r--arch/arm/cpu/armv7/uniphier/ph1-ld4/sbc_init.c7
-rw-r--r--arch/arm/cpu/armv7/uniphier/ph1-sld8/sbc_init.c7
2 files changed, 14 insertions, 0 deletions
diff --git a/arch/arm/cpu/armv7/uniphier/ph1-ld4/sbc_init.c b/arch/arm/cpu/armv7/uniphier/ph1-ld4/sbc_init.c
index a37ed16..4839c94 100644
--- a/arch/arm/cpu/armv7/uniphier/ph1-ld4/sbc_init.c
+++ b/arch/arm/cpu/armv7/uniphier/ph1-ld4/sbc_init.c
@@ -12,6 +12,13 @@
void sbc_init(void)
{
+ u32 tmp;
+
+ /* system bus output enable */
+ tmp = readl(PC0CTRL);
+ tmp &= 0xfffffcff;
+ writel(tmp, PC0CTRL);
+
/* XECS1: sub/boot memory (boot swap = off/on) */
writel(SBCTRL0_SAVEPIN_MEM_VALUE, SBCTRL10);
writel(SBCTRL1_SAVEPIN_MEM_VALUE, SBCTRL11);
diff --git a/arch/arm/cpu/armv7/uniphier/ph1-sld8/sbc_init.c b/arch/arm/cpu/armv7/uniphier/ph1-sld8/sbc_init.c
index af44dee..5efee9c 100644
--- a/arch/arm/cpu/armv7/uniphier/ph1-sld8/sbc_init.c
+++ b/arch/arm/cpu/armv7/uniphier/ph1-sld8/sbc_init.c
@@ -12,6 +12,13 @@
void sbc_init(void)
{
+ u32 tmp;
+
+ /* system bus output enable */
+ tmp = readl(PC0CTRL);
+ tmp &= 0xfffffcff;
+ writel(tmp, PC0CTRL);
+
#if !defined(CONFIG_SPL_BUILD)
/* XECS0 : dummy */
writel(SBCTRL0_SAVEPIN_MEM_VALUE, SBCTRL00);