summaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorBill Cook <cook@isgchips.com>2011-05-25 15:51:07 -0400
committerKim Phillips <kim.phillips@freescale.com>2011-07-06 19:09:28 -0500
commit810cb19003ffe0115d10700fc512a2a743916f20 (patch)
tree326ec25ea3eb481b753b05d9a991fe3ef1e6fdb0
parentf5f30dea2a133e5393eef306c43eb173ff0e9fc2 (diff)
downloadu-boot-imx-810cb19003ffe0115d10700fc512a2a743916f20.zip
u-boot-imx-810cb19003ffe0115d10700fc512a2a743916f20.tar.gz
u-boot-imx-810cb19003ffe0115d10700fc512a2a743916f20.tar.bz2
MPC83XX: Fix PCI express clock setup
On a 8308 based board it was found that the PEX_GLK_RATIO register (programmed in arch/powerpc/cpu/mpc83xx/pcie.c) was getting set to 0, This was tracked to the fact that the pci express clock frequency was not being assigned to the pciexp1_clk entry in the global data structure in file arch/powerpc/cpu/mpc83xx/speed.c. Fix this and a similiar issue in 'do_clocks' command. Signed-off-by: Bill Cook <cook@isgchips.com> Signed-off-by: Kim Phillips <kim.phillips@freescale.com>
-rw-r--r--arch/powerpc/cpu/mpc83xx/speed.c6
1 files changed, 4 insertions, 2 deletions
diff --git a/arch/powerpc/cpu/mpc83xx/speed.c b/arch/powerpc/cpu/mpc83xx/speed.c
index 1eca1a8..4542ab1 100644
--- a/arch/powerpc/cpu/mpc83xx/speed.c
+++ b/arch/powerpc/cpu/mpc83xx/speed.c
@@ -483,7 +483,8 @@ int get_clocks(void)
gd->qe_clk = qe_clk;
gd->brg_clk = brg_clk;
#endif
-#if defined(CONFIG_MPC837x)
+#if defined(CONFIG_MPC8308) || defined(CONFIG_MPC831x) || \
+ defined(CONFIG_MPC837x)
gd->pciexp1_clk = pciexp1_clk;
gd->pciexp2_clk = pciexp2_clk;
#endif
@@ -543,7 +544,8 @@ int do_clocks (cmd_tbl_t * cmdtp, int flag, int argc, char * const argv[])
#if defined(CONFIG_MPC834x)
printf(" USB MPH: %-4s MHz\n", strmhz(buf, gd->usbmph_clk));
#endif
-#if defined(CONFIG_MPC837x)
+#if defined(CONFIG_MPC8308) || defined(CONFIG_MPC831x) || \
+ defined(CONFIG_MPC837x)
printf(" PCIEXP1: %-4s MHz\n", strmhz(buf, gd->pciexp1_clk));
printf(" PCIEXP2: %-4s MHz\n", strmhz(buf, gd->pciexp2_clk));
#endif