summaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorTsiChung Liew <Tsi-Chung.Liew@freescale.com>2008-08-15 18:24:25 +0000
committerJohn Rigby <jrigby@freescale.com>2008-08-28 09:16:53 -0600
commit454e725b3a9537b7f273bbd0cbca180f23a7a6e8 (patch)
treeebff207846e99262f8d2fa717a2a87a96fd7adcc
parent79e0799cf6e88d98d77b216a55234bf674b59a4e (diff)
downloadu-boot-imx-454e725b3a9537b7f273bbd0cbca180f23a7a6e8.zip
u-boot-imx-454e725b3a9537b7f273bbd0cbca180f23a7a6e8.tar.gz
u-boot-imx-454e725b3a9537b7f273bbd0cbca180f23a7a6e8.tar.bz2
ColdFire: Change the SDRAM BRD2WT timing from 3 to 7
The user manuals recommend 7. Signed-off-by: Kurt Mahan <kmahan@freescale.com> Acked-by: TsiChung Liew <Tsi-Chung.Liew@freescale.com>
-rw-r--r--include/configs/M5475EVB.h2
-rw-r--r--include/configs/M5485EVB.h2
2 files changed, 2 insertions, 2 deletions
diff --git a/include/configs/M5475EVB.h b/include/configs/M5475EVB.h
index 4037efb..af6723c 100644
--- a/include/configs/M5475EVB.h
+++ b/include/configs/M5475EVB.h
@@ -226,7 +226,7 @@
*/
#define CFG_SDRAM_BASE 0x00000000
#define CFG_SDRAM_CFG1 0x73711630
-#define CFG_SDRAM_CFG2 0x46370000
+#define CFG_SDRAM_CFG2 0x46770000
#define CFG_SDRAM_CTRL 0xE10B0000
#define CFG_SDRAM_EMOD 0x40010000
#define CFG_SDRAM_MODE 0x018D0000
diff --git a/include/configs/M5485EVB.h b/include/configs/M5485EVB.h
index a14c55b..248db53 100644
--- a/include/configs/M5485EVB.h
+++ b/include/configs/M5485EVB.h
@@ -212,7 +212,7 @@
*/
#define CFG_SDRAM_BASE 0x00000000
#define CFG_SDRAM_CFG1 0x73711630
-#define CFG_SDRAM_CFG2 0x46370000
+#define CFG_SDRAM_CFG2 0x46770000
#define CFG_SDRAM_CTRL 0xE10B0000
#define CFG_SDRAM_EMOD 0x40010000
#define CFG_SDRAM_MODE 0x018D0000