1. 23 Sep, 2020 1 commit
  2. 27 Mar, 2020 1 commit
  3. 20 Jan, 2020 1 commit
  4. 10 Jul, 2019 1 commit
  5. 01 Jul, 2019 1 commit
  6. 28 Jun, 2019 1 commit
  7. 05 Feb, 2019 1 commit
  8. 21 Jan, 2019 1 commit
  9. 04 Dec, 2018 3 commits
  10. 01 Oct, 2018 1 commit
  11. 12 Sep, 2018 1 commit
  12. 24 Aug, 2018 1 commit
  13. 16 Jul, 2018 1 commit
  14. 13 Jul, 2018 1 commit
  15. 12 Jul, 2018 1 commit
  16. 05 Jul, 2018 2 commits
  17. 09 May, 2018 1 commit
  18. 05 Apr, 2018 1 commit
  19. 15 Feb, 2018 1 commit
  20. 14 Feb, 2018 1 commit
  21. 12 Feb, 2018 1 commit
  22. 08 Feb, 2018 2 commits
  23. 20 Nov, 2017 2 commits
    • MLK-16266-02 ARM: imx: Enhance the code to support new TO for imx6qp · 427eb837
      Bai Ping authored
      Previous code don't take care about the i.MX6QP revision update of
      new TO. So improve the code to include future TO support for i.MX6QP.
      Signed-off-by: 's avatarBai Ping <ping.bai@nxp.com>
      (cherry picked from commit 513e1c9f70cfd74cb758a2c56efccd2f031b4f1b)
    • MLK-16266-01 ARM: imx: improve the soc revision calculation flow · d6464bc8
      Bai Ping authored
      On our i.MX6 SOC, the DIGPROG register is used for represent the
      SOC ID and silicon revision. The revision has two part: MAJOR and
      MINOR. each is represented in 8 bits in the register.
      
        bits [15:8]: reflect the MAJOR part of the revision;
        bits [7:0]: reflect the MINOR part of the revision;
      
      In our linux kernel, the soc revision is represented in 8 bits. MAJOR
      part and MINOR each occupy 4 bits.
      
      previous method does NOT take care about the MAJOR part in DIGPROG register.
      So reformat the revision read from the HW to compatible the revision format
      used in kernel.
      Signed-off-by: 's avatarBai Ping <ping.bai@nxp.com>
      (cherry picked from commit cf6fa1477149d4bddd096c71b46fa6c4cf9cf750)
  24. 19 Oct, 2017 1 commit
    • MLK-16576 usb: phy: mxs: set hold_ring_off for USB2 PLL power up · 81802e86
      Li Jun authored
      USB2 PLL use ring VCO, when the PLL power up, the ring VCO’s supply also
      ramp up. There is a possibility that the ring VCO start oscillation at
      multi nodes in this phase, especially for VCO which has many stages, then
      the multiwave will kept until PLL power down. Hold_ring_off(bit11) can
      force the VCO in one determined state when VCO supply start ramp up, to
      avoid this multiwave issue. Per IC design's suggestion it's better this
      bit can be off from 25us after pll power up to 25us before USB TX/RX.
      Acked-by: 's avatarPeter Chen <peter.chen@nxp.com>
      Signed-off-by: 's avatarLi Jun <jun.li@nxp.com>
      (cherry picked from commit a094377f04c9ed2c8e702ee7bfab843caa03eb96)
  25. 11 Oct, 2017 3 commits
  26. 15 Sep, 2017 4 commits
  27. 07 Sep, 2017 4 commits