1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
|
/*
* Copyright (C) 2014 Gateworks Corporation
* Tim Harvey <tharvey@gateworks.com>
*
* SPDX-License-Identifier: GPL-2.0+
*/
#ifndef __LTC3676_PMIC_H_
#define __LTC3676_PMIC_H_
/* LTC3676 registers */
enum {
LTC3676_BUCK1 = 0x01,
LTC3676_BUCK2 = 0x02,
LTC3676_BUCK3 = 0x03,
LTC3676_BUCK4 = 0x04,
LTC3676_LDOA = 0x05,
LTC3676_LDOB = 0x06,
LTC3676_SQD1 = 0x07,
LTC3676_SQD2 = 0x08,
LTC3676_CNTRL = 0x09,
LTC3676_DVB1A = 0x0A,
LTC3676_DVB1B = 0x0B,
LTC3676_DVB2A = 0x0C,
LTC3676_DVB2B = 0x0D,
LTC3676_DVB3A = 0x0E,
LTC3676_DVB3B = 0x0F,
LTC3676_DVB4A = 0x10,
LTC3676_DVB4B = 0x11,
LTC3676_MSKIRQ = 0x12,
LTC3676_MSKPG = 0x13,
LTC3676_USER = 0x14,
LTC3676_HRST = 0x1E,
LTC3676_CLIRQ = 0x1F,
LTC3676_IRQSTAT = 0x15,
LTC3676_PGSTATL = 0x16,
LTC3676_PGSTATR = 0x17,
LTC3676_NUM_OF_REGS = 0x20,
};
/*
* SW Configuration
*/
#define LTC3676_DVB_MASK 0x1f
#define LTC3676_PGOOD_MASK (1<<5)
#define LTC3676_REF_SELA (0<<5)
#define LTC3676_REF_SELB (1<<5)
int power_ltc3676_init(unsigned char bus);
#endif
|
