1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
|
/*
* Copyright 2004-2010 Freescale Semiconductor, Inc. All Rights Reserved.
*/
/*
* The code contained herein is licensed under the GNU General Public
* License. You may obtain a copy of the GNU General Public License
* Version 2 or later at the following locations:
*
* http://www.opensource.org/licenses/gpl-license.html
* http://www.gnu.org/copyleft/gpl.html
*/
#ifndef __ARM_ARCH_MMU_H
#define __ARM_ARCH_MMU_H
/*
* Translation Table Base Bit Masks
*/
#define ARM_TRANSLATION_TABLE_MASK 0xFFFFC000
/*
* Domain Access Control Bit Masks
*/
#define ARM_ACCESS_TYPE_NO_ACCESS(domain_num) (0x0 << (domain_num)*2)
#define ARM_ACCESS_TYPE_CLIENT(domain_num) (0x1 << (domain_num)*2)
#define ARM_ACCESS_TYPE_MANAGER(domain_num) (0x3 << (domain_num)*2)
struct ARM_MMU_FIRST_LEVEL_FAULT {
unsigned int id:2;
unsigned int sbz:30;
};
#define ARM_MMU_FIRST_LEVEL_FAULT_ID 0x0
struct ARM_MMU_FIRST_LEVEL_PAGE_TABLE {
unsigned int id:2;
unsigned int imp:2;
unsigned int domain:4;
unsigned int sbz:1;
unsigned int base_address:23;
};
#define ARM_MMU_FIRST_LEVEL_PAGE_TABLE_ID 0x1
struct ARM_MMU_FIRST_LEVEL_SECTION {
unsigned int id:2;
unsigned int b:1;
unsigned int c:1;
unsigned int imp:1;
unsigned int domain:4;
unsigned int sbz0:1;
unsigned int ap:2;
unsigned int sbz1:8;
unsigned int base_address:12;
};
#define ARM_MMU_FIRST_LEVEL_SECTION_ID 0x2
struct ARM_MMU_FIRST_LEVEL_RESERVED {
unsigned int id:2;
unsigned int sbz:30;
};
#define ARM_MMU_FIRST_LEVEL_RESERVED_ID 0x3
#define ARM_MMU_FIRST_LEVEL_DESCRIPTOR_ADDRESS(ttb_base, table_index) \
(unsigned long *)((unsigned long)(ttb_base) + ((table_index) << 2))
#define ARM_FIRST_LEVEL_PAGE_TABLE_SIZE 0x4000
#define ARM_MMU_SECTION(ttb_base, actual_base, virtual_base, \
cacheable, bufferable, perm) \
{ \
register union ARM_MMU_FIRST_LEVEL_DESCRIPTOR desc; \
desc.word = 0; \
desc.section.id = ARM_MMU_FIRST_LEVEL_SECTION_ID; \
desc.section.domain = 0; \
desc.section.c = (cacheable); \
desc.section.b = (bufferable); \
desc.section.ap = (perm); \
desc.section.base_address = (actual_base); \
*ARM_MMU_FIRST_LEVEL_DESCRIPTOR_ADDRESS(ttb_base, (virtual_base)) \
= desc.word; \
}
#define X_ARM_MMU_SECTION(abase, vbase, size, cache, buff, access) \
{ \
int i; int j = abase; int k = vbase; \
for (i = size; i > 0 ; i--, j++, k++) \
ARM_MMU_SECTION(ttb_base, j, k, cache, buff, access); \
}
union ARM_MMU_FIRST_LEVEL_DESCRIPTOR {
unsigned long word;
struct ARM_MMU_FIRST_LEVEL_FAULT fault;
struct ARM_MMU_FIRST_LEVEL_PAGE_TABLE page_table;
struct ARM_MMU_FIRST_LEVEL_SECTION section;
struct ARM_MMU_FIRST_LEVEL_RESERVED reserved;
};
#define ARM_UNCACHEABLE 0
#define ARM_CACHEABLE 1
#define ARM_UNBUFFERABLE 0
#define ARM_BUFFERABLE 1
#define ARM_ACCESS_PERM_NONE_NONE 0
#define ARM_ACCESS_PERM_RO_NONE 0
#define ARM_ACCESS_PERM_RO_RO 0
#define ARM_ACCESS_PERM_RW_NONE 1
#define ARM_ACCESS_PERM_RW_RO 2
#define ARM_ACCESS_PERM_RW_RW 3
/*
* Initialization for the Domain Access Control Register
*/
#define ARM_ACCESS_DACR_DEFAULT ( \
ARM_ACCESS_TYPE_MANAGER(0) | \
ARM_ACCESS_TYPE_NO_ACCESS(1) | \
ARM_ACCESS_TYPE_NO_ACCESS(2) | \
ARM_ACCESS_TYPE_NO_ACCESS(3) | \
ARM_ACCESS_TYPE_NO_ACCESS(4) | \
ARM_ACCESS_TYPE_NO_ACCESS(5) | \
ARM_ACCESS_TYPE_NO_ACCESS(6) | \
ARM_ACCESS_TYPE_NO_ACCESS(7) | \
ARM_ACCESS_TYPE_NO_ACCESS(8) | \
ARM_ACCESS_TYPE_NO_ACCESS(9) | \
ARM_ACCESS_TYPE_NO_ACCESS(10) | \
ARM_ACCESS_TYPE_NO_ACCESS(11) | \
ARM_ACCESS_TYPE_NO_ACCESS(12) | \
ARM_ACCESS_TYPE_NO_ACCESS(13) | \
ARM_ACCESS_TYPE_NO_ACCESS(14) | \
ARM_ACCESS_TYPE_NO_ACCESS(15))
/*
* Translate the virtual address of ram space to physical address
* It is dependent on the implementation of mmu_init
*/
inline void *iomem_to_phys(unsigned long virt)
{
if (virt < 0x08000000)
return (void *)(virt | PHYS_SDRAM_1);
if ((virt & 0xF0000000) == PHYS_SDRAM_1)
return (void *)(virt & (~0x08000000));
return (void *)virt;
}
/*
* Remap the physical address of ram space to uncacheable virtual address space
* It is dependent on the implementation of hal_mmu_init
*/
void __iounmap(void *addr)
{
return;
}
void *__ioremap(unsigned long offset, size_t size, unsigned long flags)
{
if (1 == flags) {
/* 0x88000000~0x87FFFFFF is uncacheable meory
space which is mapped to SDRAM */
if ((offset & 0xF0000000) == PHYS_SDRAM_1)
return (void *)(offset | 0x08000000);
else
return NULL;
} else
return (void *)offset;
}
#endif
|
