summaryrefslogtreecommitdiff
path: root/include/asm-arm/arch-mx28/regs-enet.h
blob: 91aefe1649a27b5fc2f8a5ce2095bd17274d2c05 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1210
1211
1212
1213
1214
1215
1216
1217
1218
1219
1220
1221
1222
1223
1224
1225
1226
1227
1228
1229
1230
1231
1232
1233
1234
1235
1236
1237
1238
1239
1240
1241
1242
1243
1244
1245
1246
1247
1248
1249
1250
1251
1252
1253
1254
1255
1256
1257
1258
1259
1260
1261
1262
1263
1264
1265
1266
1267
1268
1269
1270
1271
1272
1273
1274
1275
1276
1277
1278
1279
1280
1281
1282
1283
1284
1285
1286
1287
1288
1289
1290
1291
1292
1293
1294
1295
1296
1297
1298
1299
1300
1301
1302
1303
1304
1305
1306
1307
1308
1309
1310
1311
1312
1313
1314
1315
1316
1317
1318
1319
1320
1321
1322
1323
1324
1325
1326
1327
1328
1329
1330
1331
1332
1333
1334
1335
1336
1337
1338
1339
1340
1341
1342
1343
1344
1345
1346
1347
1348
1349
1350
1351
1352
1353
1354
1355
1356
1357
1358
1359
1360
1361
1362
1363
1364
1365
1366
1367
1368
1369
1370
1371
1372
1373
1374
1375
1376
1377
1378
1379
1380
1381
1382
1383
1384
1385
1386
1387
1388
1389
1390
1391
1392
1393
1394
1395
1396
1397
1398
1399
1400
1401
1402
1403
1404
1405
1406
1407
1408
1409
1410
1411
1412
1413
1414
1415
1416
1417
1418
1419
1420
1421
1422
1423
1424
1425
1426
1427
1428
1429
1430
1431
1432
1433
1434
1435
1436
1437
1438
1439
1440
1441
1442
1443
1444
1445
1446
1447
1448
1449
1450
1451
1452
1453
1454
1455
1456
1457
1458
1459
1460
1461
1462
1463
1464
1465
1466
1467
1468
1469
1470
1471
1472
1473
1474
1475
1476
1477
1478
1479
1480
1481
1482
1483
1484
1485
1486
1487
1488
1489
1490
1491
1492
1493
1494
1495
1496
1497
1498
1499
1500
1501
1502
1503
1504
1505
1506
1507
1508
1509
1510
1511
1512
1513
1514
1515
1516
1517
1518
1519
1520
1521
1522
1523
1524
1525
1526
1527
1528
1529
1530
1531
1532
1533
1534
1535
1536
1537
1538
1539
1540
1541
1542
1543
1544
1545
1546
1547
1548
1549
1550
1551
1552
1553
1554
1555
1556
1557
1558
1559
1560
1561
1562
1563
1564
1565
1566
1567
1568
1569
1570
1571
1572
1573
1574
1575
1576
1577
1578
1579
1580
1581
1582
1583
1584
1585
1586
1587
1588
1589
1590
1591
1592
1593
1594
1595
1596
1597
1598
1599
1600
1601
1602
1603
1604
1605
1606
1607
1608
1609
1610
1611
1612
1613
1614
1615
1616
1617
1618
1619
1620
1621
1622
1623
1624
1625
1626
1627
1628
1629
1630
1631
1632
1633
1634
1635
1636
1637
1638
1639
1640
1641
1642
1643
1644
1645
1646
1647
1648
1649
1650
1651
1652
1653
1654
1655
1656
1657
1658
1659
1660
1661
1662
1663
1664
1665
1666
1667
1668
1669
1670
1671
1672
1673
1674
1675
1676
1677
1678
1679
1680
1681
1682
1683
1684
1685
1686
1687
1688
1689
1690
1691
1692
1693
1694
1695
1696
1697
1698
1699
1700
1701
1702
1703
1704
1705
1706
1707
1708
1709
1710
1711
1712
1713
1714
1715
1716
1717
1718
1719
1720
1721
1722
1723
1724
1725
1726
1727
1728
1729
1730
1731
1732
1733
1734
1735
1736
1737
1738
1739
1740
1741
1742
1743
1744
1745
1746
1747
1748
1749
1750
1751
1752
1753
1754
1755
1756
1757
1758
1759
1760
1761
1762
1763
1764
1765
1766
1767
1768
1769
1770
1771
1772
1773
1774
1775
1776
1777
1778
1779
1780
1781
1782
1783
1784
1785
1786
1787
1788
1789
1790
1791
1792
1793
1794
1795
1796
1797
1798
1799
1800
1801
1802
1803
1804
1805
1806
1807
1808
1809
1810
1811
1812
1813
1814
1815
1816
1817
1818
1819
1820
1821
1822
1823
1824
1825
1826
1827
1828
1829
1830
1831
1832
1833
1834
1835
1836
1837
1838
1839
1840
1841
1842
1843
1844
1845
1846
1847
1848
1849
1850
1851
1852
1853
1854
1855
1856
1857
1858
1859
1860
1861
1862
1863
1864
1865
1866
1867
1868
1869
1870
1871
1872
1873
1874
1875
1876
1877
1878
1879
1880
1881
1882
1883
1884
1885
1886
1887
1888
1889
1890
1891
1892
1893
1894
1895
1896
1897
1898
1899
1900
1901
1902
1903
1904
1905
1906
1907
1908
1909
1910
1911
1912
1913
1914
1915
1916
1917
1918
1919
1920
1921
1922
1923
1924
1925
1926
1927
1928
1929
1930
1931
1932
1933
1934
1935
1936
1937
1938
1939
1940
1941
1942
1943
1944
1945
1946
1947
1948
1949
1950
1951
1952
1953
1954
1955
1956
1957
1958
1959
1960
1961
1962
1963
1964
1965
1966
1967
1968
1969
1970
1971
1972
1973
1974
1975
1976
1977
1978
1979
1980
1981
1982
1983
1984
1985
1986
1987
1988
1989
1990
1991
1992
1993
1994
1995
1996
1997
1998
1999
2000
2001
2002
2003
2004
2005
2006
2007
2008
2009
2010
2011
2012
2013
2014
2015
2016
2017
2018
2019
2020
2021
2022
2023
2024
2025
2026
2027
2028
2029
2030
2031
2032
2033
2034
2035
2036
2037
2038
2039
2040
2041
2042
2043
2044
2045
2046
2047
2048
2049
2050
2051
2052
2053
2054
2055
2056
2057
2058
2059
2060
2061
2062
2063
2064
2065
2066
2067
2068
2069
2070
2071
2072
2073
2074
2075
2076
2077
2078
2079
2080
2081
2082
2083
2084
2085
2086
2087
2088
2089
2090
2091
2092
2093
2094
2095
2096
2097
2098
2099
2100
2101
2102
2103
2104
2105
2106
2107
2108
2109
2110
2111
2112
2113
2114
2115
2116
2117
2118
2119
2120
2121
2122
2123
2124
2125
2126
2127
2128
2129
2130
2131
2132
2133
2134
2135
2136
2137
2138
2139
2140
2141
2142
2143
2144
2145
2146
2147
2148
2149
2150
2151
2152
2153
2154
2155
2156
2157
2158
2159
2160
2161
2162
2163
2164
2165
2166
2167
2168
2169
2170
2171
2172
2173
2174
2175
2176
2177
2178
2179
2180
2181
2182
2183
2184
2185
2186
2187
2188
2189
2190
2191
2192
2193
2194
2195
2196
2197
2198
2199
2200
2201
2202
2203
2204
2205
2206
2207
2208
2209
2210
2211
2212
2213
2214
2215
2216
2217
2218
2219
2220
2221
2222
2223
2224
2225
2226
2227
2228
2229
2230
2231
2232
2233
2234
2235
2236
2237
2238
2239
2240
2241
2242
2243
2244
2245
2246
2247
2248
2249
2250
2251
2252
2253
2254
2255
2256
2257
2258
2259
2260
2261
2262
2263
2264
2265
2266
2267
2268
2269
2270
2271
2272
2273
2274
2275
2276
2277
2278
2279
2280
2281
2282
2283
2284
2285
2286
2287
2288
2289
2290
2291
2292
2293
2294
2295
2296
2297
2298
2299
2300
2301
2302
2303
2304
2305
2306
2307
2308
2309
2310
2311
2312
2313
2314
2315
2316
2317
2318
2319
2320
2321
2322
2323
2324
2325
2326
2327
2328
2329
2330
2331
2332
2333
2334
2335
2336
2337
2338
2339
2340
2341
2342
2343
2344
2345
2346
2347
2348
2349
2350
2351
2352
2353
2354
2355
2356
2357
2358
2359
2360
2361
2362
2363
2364
2365
2366
2367
2368
2369
2370
2371
2372
2373
2374
2375
2376
2377
2378
2379
2380
2381
2382
2383
2384
2385
2386
2387
2388
2389
2390
2391
2392
2393
2394
2395
2396
2397
2398
2399
2400
2401
2402
2403
2404
2405
2406
2407
2408
2409
2410
2411
2412
2413
2414
2415
2416
2417
2418
2419
2420
2421
2422
2423
2424
2425
2426
2427
2428
2429
2430
2431
2432
2433
2434
2435
2436
2437
2438
2439
2440
2441
2442
2443
2444
2445
2446
2447
2448
2449
2450
2451
2452
2453
2454
2455
2456
2457
2458
2459
2460
2461
2462
2463
2464
2465
2466
2467
2468
2469
2470
2471
2472
2473
2474
2475
2476
2477
2478
2479
2480
2481
2482
2483
2484
2485
2486
2487
2488
2489
2490
2491
2492
2493
2494
2495
2496
2497
2498
2499
2500
2501
2502
2503
2504
2505
2506
2507
2508
2509
2510
2511
2512
2513
2514
2515
2516
2517
2518
2519
2520
2521
2522
2523
2524
2525
2526
2527
2528
2529
2530
2531
2532
2533
2534
2535
2536
2537
2538
2539
2540
2541
2542
2543
2544
2545
2546
2547
2548
2549
2550
2551
2552
2553
2554
2555
2556
2557
2558
2559
2560
2561
2562
2563
2564
2565
2566
2567
2568
2569
2570
2571
2572
2573
2574
2575
2576
2577
2578
2579
2580
2581
2582
2583
2584
2585
2586
2587
2588
2589
2590
2591
2592
2593
2594
2595
2596
2597
2598
2599
2600
2601
2602
2603
2604
2605
2606
2607
2608
2609
2610
2611
2612
2613
2614
2615
2616
2617
2618
2619
2620
2621
2622
2623
2624
2625
2626
2627
2628
2629
2630
2631
2632
2633
2634
2635
2636
2637
2638
2639
2640
2641
2642
2643
2644
2645
2646
2647
2648
2649
2650
2651
2652
2653
2654
2655
2656
2657
2658
2659
2660
2661
2662
2663
2664
2665
2666
2667
2668
2669
2670
2671
2672
2673
2674
2675
2676
2677
2678
2679
2680
2681
2682
2683
2684
2685
2686
2687
2688
2689
2690
2691
2692
2693
2694
2695
2696
2697
2698
2699
2700
2701
2702
2703
2704
2705
2706
2707
2708
2709
2710
2711
2712
2713
2714
2715
2716
2717
2718
2719
2720
2721
2722
2723
2724
2725
2726
2727
2728
2729
2730
2731
2732
2733
2734
2735
2736
2737
2738
2739
2740
2741
2742
2743
2744
2745
2746
2747
2748
2749
2750
2751
2752
2753
2754
2755
2756
2757
2758
2759
2760
2761
2762
2763
2764
2765
2766
2767
2768
2769
2770
2771
2772
2773
2774
2775
2776
2777
2778
2779
2780
2781
2782
2783
2784
2785
2786
2787
2788
2789
2790
2791
2792
2793
2794
2795
2796
2797
2798
2799
2800
2801
2802
2803
2804
2805
2806
2807
2808
2809
2810
2811
2812
2813
2814
2815
2816
2817
2818
2819
2820
2821
2822
2823
2824
2825
2826
2827
2828
2829
2830
2831
2832
2833
2834
2835
2836
2837
2838
2839
2840
2841
2842
2843
2844
2845
2846
2847
2848
2849
2850
2851
2852
2853
2854
2855
2856
2857
2858
2859
2860
2861
2862
2863
2864
2865
2866
2867
2868
2869
2870
2871
2872
2873
2874
2875
2876
2877
2878
2879
2880
2881
2882
2883
2884
2885
2886
2887
2888
2889
2890
2891
2892
2893
2894
2895
2896
2897
2898
2899
2900
2901
2902
2903
2904
2905
2906
2907
2908
2909
2910
2911
2912
2913
2914
2915
2916
2917
2918
2919
2920
2921
2922
2923
2924
2925
2926
2927
2928
2929
2930
2931
2932
2933
2934
2935
2936
2937
2938
2939
2940
2941
2942
2943
2944
2945
2946
2947
2948
2949
2950
2951
2952
2953
2954
2955
2956
2957
2958
2959
2960
2961
2962
2963
2964
2965
2966
2967
2968
2969
2970
2971
2972
2973
2974
2975
2976
2977
2978
2979
2980
2981
2982
2983
2984
2985
2986
2987
2988
2989
2990
2991
2992
2993
2994
2995
2996
2997
2998
2999
3000
3001
3002
3003
3004
3005
3006
3007
3008
3009
3010
3011
3012
3013
3014
3015
3016
3017
3018
3019
3020
3021
3022
3023
3024
3025
3026
3027
3028
3029
3030
3031
3032
3033
3034
3035
3036
3037
3038
3039
3040
3041
3042
3043
3044
3045
3046
3047
3048
3049
3050
3051
3052
3053
3054
3055
3056
3057
3058
3059
3060
3061
3062
3063
3064
3065
3066
3067
3068
3069
3070
3071
3072
3073
3074
3075
3076
3077
3078
3079
3080
3081
3082
3083
3084
3085
3086
3087
3088
3089
3090
3091
3092
3093
3094
3095
3096
3097
3098
3099
3100
3101
3102
3103
3104
3105
3106
3107
3108
3109
3110
3111
3112
3113
3114
3115
3116
3117
3118
3119
3120
3121
3122
3123
3124
3125
3126
3127
3128
3129
3130
3131
3132
3133
3134
3135
3136
3137
3138
3139
3140
3141
3142
3143
3144
3145
3146
3147
3148
3149
3150
3151
3152
3153
3154
3155
3156
3157
3158
3159
3160
3161
3162
3163
3164
3165
3166
3167
3168
3169
3170
3171
3172
3173
3174
3175
3176
3177
3178
3179
3180
3181
3182
3183
3184
3185
3186
3187
3188
3189
3190
3191
3192
3193
3194
3195
3196
3197
3198
3199
3200
3201
3202
3203
3204
3205
3206
3207
3208
3209
3210
3211
3212
3213
3214
3215
3216
3217
3218
3219
3220
3221
3222
3223
3224
3225
3226
3227
3228
3229
3230
3231
3232
3233
3234
3235
3236
3237
3238
3239
3240
3241
3242
3243
3244
3245
3246
3247
3248
3249
3250
3251
3252
3253
3254
3255
3256
3257
3258
3259
3260
3261
3262
3263
3264
3265
3266
3267
3268
3269
3270
3271
3272
3273
3274
3275
3276
3277
3278
3279
3280
3281
3282
3283
3284
3285
3286
3287
3288
3289
3290
3291
3292
3293
3294
3295
3296
3297
3298
3299
3300
3301
3302
3303
3304
3305
3306
3307
3308
3309
3310
3311
3312
3313
3314
3315
3316
3317
3318
3319
3320
3321
3322
3323
3324
3325
3326
3327
3328
3329
3330
3331
3332
3333
3334
3335
3336
3337
3338
3339
3340
3341
3342
3343
3344
3345
3346
3347
3348
3349
3350
3351
3352
3353
3354
3355
3356
3357
3358
3359
3360
3361
3362
3363
3364
3365
3366
3367
3368
3369
3370
3371
3372
3373
3374
3375
3376
3377
3378
3379
3380
3381
3382
3383
3384
3385
3386
3387
3388
3389
3390
3391
3392
3393
3394
3395
3396
3397
3398
3399
3400
3401
3402
3403
3404
3405
3406
3407
3408
3409
3410
3411
3412
3413
3414
3415
3416
3417
3418
3419
3420
3421
3422
3423
3424
3425
3426
3427
3428
3429
3430
3431
3432
3433
3434
3435
3436
3437
3438
3439
3440
3441
3442
3443
3444
3445
3446
3447
3448
3449
3450
3451
3452
3453
3454
3455
3456
3457
3458
3459
3460
3461
3462
3463
3464
3465
3466
3467
3468
3469
3470
3471
3472
3473
3474
3475
3476
3477
3478
3479
3480
3481
3482
3483
3484
3485
3486
3487
3488
3489
3490
3491
3492
3493
3494
3495
3496
3497
3498
3499
3500
3501
3502
3503
3504
3505
3506
3507
3508
3509
3510
3511
3512
3513
3514
3515
3516
3517
3518
3519
3520
3521
3522
3523
3524
3525
3526
3527
3528
3529
3530
3531
3532
3533
3534
3535
3536
3537
3538
3539
3540
3541
3542
3543
3544
3545
3546
3547
3548
3549
3550
3551
3552
3553
3554
3555
3556
3557
3558
3559
3560
3561
3562
/*
 * Freescale ENET Register Definitions
 *
 * Copyright 2008-2010 Freescale Semiconductor, Inc. All Rights Reserved.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; either version 2 of the License, or
 * (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307 USA
 *
 * This file is created by xml file. Don't Edit it.
 *
 * Xml Revision: 1.32
 * Template revision: 26195
 */

#ifndef __ARCH_ARM___ENET_H
#define __ARCH_ARM___ENET_H


#define HW_ENET_MAC0_EIR	(0x00000000)

#define BM_ENET_MAC0_EIR_RSRVD0	0x80000000
#define BM_ENET_MAC0_EIR_BABR	0x40000000
#define BM_ENET_MAC0_EIR_BABT	0x20000000
#define BM_ENET_MAC0_EIR_GRA	0x10000000
#define BM_ENET_MAC0_EIR_TXF	0x08000000
#define BM_ENET_MAC0_EIR_TXB	0x04000000
#define BM_ENET_MAC0_EIR_RXF	0x02000000
#define BM_ENET_MAC0_EIR_RXB	0x01000000
#define BM_ENET_MAC0_EIR_MII	0x00800000
#define BM_ENET_MAC0_EIR_EBERR	0x00400000
#define BM_ENET_MAC0_EIR_LC	0x00200000
#define BM_ENET_MAC0_EIR_RL	0x00100000
#define BM_ENET_MAC0_EIR_UN	0x00080000
#define BM_ENET_MAC0_EIR_PLR	0x00040000
#define BM_ENET_MAC0_EIR_WAKEUP	0x00020000
#define BM_ENET_MAC0_EIR_TS_AVAIL	0x00010000
#define BM_ENET_MAC0_EIR_TS_TIMER	0x00008000
#define BP_ENET_MAC0_EIR_RSRVD1	0
#define BM_ENET_MAC0_EIR_RSRVD1	0x00007FFF
#define BF_ENET_MAC0_EIR_RSRVD1(v)  \
		(((v) << 0) & BM_ENET_MAC0_EIR_RSRVD1)

#define HW_ENET_MAC0_EIMR	(0x00000004)

#define BP_ENET_MAC0_EIMR_EIMR	0
#define BM_ENET_MAC0_EIMR_EIMR	0xFFFFFFFF
#define BF_ENET_MAC0_EIMR_EIMR(v)	(v)

#define HW_ENET_MAC0_RDAR	(0x0000000c)

#define BP_ENET_MAC0_RDAR_RSRVD0	25
#define BM_ENET_MAC0_RDAR_RSRVD0	0xFE000000
#define BF_ENET_MAC0_RDAR_RSRVD0(v) \
		(((v) << 25) & BM_ENET_MAC0_RDAR_RSRVD0)
#define BM_ENET_MAC0_RDAR_RDAR	0x01000000
#define BP_ENET_MAC0_RDAR_RSRVD1	0
#define BM_ENET_MAC0_RDAR_RSRVD1	0x00FFFFFF
#define BF_ENET_MAC0_RDAR_RSRVD1(v)  \
		(((v) << 0) & BM_ENET_MAC0_RDAR_RSRVD1)

#define HW_ENET_MAC0_TDAR	(0x00000010)

#define BP_ENET_MAC0_TDAR_RSRVD0	25
#define BM_ENET_MAC0_TDAR_RSRVD0	0xFE000000
#define BF_ENET_MAC0_TDAR_RSRVD0(v) \
		(((v) << 25) & BM_ENET_MAC0_TDAR_RSRVD0)
#define BM_ENET_MAC0_TDAR_TDAR	0x01000000
#define BP_ENET_MAC0_TDAR_RSRVD1	0
#define BM_ENET_MAC0_TDAR_RSRVD1	0x00FFFFFF
#define BF_ENET_MAC0_TDAR_RSRVD1(v)  \
		(((v) << 0) & BM_ENET_MAC0_TDAR_RSRVD1)

#define HW_ENET_MAC0_ECR	(0x00000020)

#define BP_ENET_MAC0_ECR_RSRVD0	7
#define BM_ENET_MAC0_ECR_RSRVD0	0xFFFFFF80
#define BF_ENET_MAC0_ECR_RSRVD0(v) \
		(((v) << 7) & BM_ENET_MAC0_ECR_RSRVD0)
#define BM_ENET_MAC0_ECR_DBG_EN	0x00000040
#define BM_ENET_MAC0_ECR_ETH_SPEED	0x00000020
#define BM_ENET_MAC0_ECR_ENA_1588	0x00000010
#define BM_ENET_MAC0_ECR_SLEEP	0x00000008
#define BM_ENET_MAC0_ECR_MAGIC_ENA	0x00000004
#define BM_ENET_MAC0_ECR_ETHER_EN	0x00000002
#define BM_ENET_MAC0_ECR_RESET	0x00000001

#define HW_ENET_MAC0_MMFR	(0x0000003c)

#define BP_ENET_MAC0_MMFR_ST	30
#define BM_ENET_MAC0_MMFR_ST	0xC0000000
#define BF_ENET_MAC0_MMFR_ST(v) \
		(((v) << 30) & BM_ENET_MAC0_MMFR_ST)
#define BP_ENET_MAC0_MMFR_OP	28
#define BM_ENET_MAC0_MMFR_OP	0x30000000
#define BF_ENET_MAC0_MMFR_OP(v)  \
		(((v) << 28) & BM_ENET_MAC0_MMFR_OP)
#define BP_ENET_MAC0_MMFR_PA	23
#define BM_ENET_MAC0_MMFR_PA	0x0F800000
#define BF_ENET_MAC0_MMFR_PA(v)  \
		(((v) << 23) & BM_ENET_MAC0_MMFR_PA)
#define BP_ENET_MAC0_MMFR_RA	18
#define BM_ENET_MAC0_MMFR_RA	0x007C0000
#define BF_ENET_MAC0_MMFR_RA(v)  \
		(((v) << 18) & BM_ENET_MAC0_MMFR_RA)
#define BP_ENET_MAC0_MMFR_TA	16
#define BM_ENET_MAC0_MMFR_TA	0x00030000
#define BF_ENET_MAC0_MMFR_TA(v)  \
		(((v) << 16) & BM_ENET_MAC0_MMFR_TA)
#define BP_ENET_MAC0_MMFR_DATA	0
#define BM_ENET_MAC0_MMFR_DATA	0x0000FFFF
#define BF_ENET_MAC0_MMFR_DATA(v)  \
		(((v) << 0) & BM_ENET_MAC0_MMFR_DATA)

#define HW_ENET_MAC0_MSCR	(0x00000040)

#define BP_ENET_MAC0_MSCR_RSRVD0	11
#define BM_ENET_MAC0_MSCR_RSRVD0	0xFFFFF800
#define BF_ENET_MAC0_MSCR_RSRVD0(v) \
		(((v) << 11) & BM_ENET_MAC0_MSCR_RSRVD0)
#define BP_ENET_MAC0_MSCR_HOLDTIME	8
#define BM_ENET_MAC0_MSCR_HOLDTIME	0x00000700
#define BF_ENET_MAC0_MSCR_HOLDTIME(v)  \
		(((v) << 8) & BM_ENET_MAC0_MSCR_HOLDTIME)
#define BM_ENET_MAC0_MSCR_DIS_PRE	0x00000080
#define BP_ENET_MAC0_MSCR_MII_SPEED	1
#define BM_ENET_MAC0_MSCR_MII_SPEED	0x0000007E
#define BF_ENET_MAC0_MSCR_MII_SPEED(v)  \
		(((v) << 1) & BM_ENET_MAC0_MSCR_MII_SPEED)
#define BM_ENET_MAC0_MSCR_RSRVD1	0x00000001

#define HW_ENET_MAC0_MIBC	(0x00000060)

#define BM_ENET_MAC0_MIBC_MIB_DIS	0x80000000
#define BM_ENET_MAC0_MIBC_MIB_IDLE	0x40000000
#define BM_ENET_MAC0_MIBC_MIB_CLEAR	0x20000000
#define BP_ENET_MAC0_MIBC_RSRVD0	0
#define BM_ENET_MAC0_MIBC_RSRVD0	0x1FFFFFFF
#define BF_ENET_MAC0_MIBC_RSRVD0(v)  \
		(((v) << 0) & BM_ENET_MAC0_MIBC_RSRVD0)

#define HW_ENET_MAC0_RCR	(0x00000080)

#define BM_ENET_MAC0_RCR_GRS	0x80000000
#define BM_ENET_MAC0_RCR_NO_LGTH_CHECK	0x40000000
#define BP_ENET_MAC0_RCR_MAX_FL	16
#define BM_ENET_MAC0_RCR_MAX_FL	0x3FFF0000
#define BF_ENET_MAC0_RCR_MAX_FL(v)  \
		(((v) << 16) & BM_ENET_MAC0_RCR_MAX_FL)
#define BM_ENET_MAC0_RCR_CNTL_FRM_ENA	0x00008000
#define BM_ENET_MAC0_RCR_CRC_FWD	0x00004000
#define BM_ENET_MAC0_RCR_PAUSE_FWD	0x00002000
#define BM_ENET_MAC0_RCR_PAD_EN	0x00001000
#define BM_ENET_MAC0_RCR_RMII_ECHO	0x00000800
#define BM_ENET_MAC0_RCR_RMII_LOOP	0x00000400
#define BM_ENET_MAC0_RCR_RMII_10T	0x00000200
#define BM_ENET_MAC0_RCR_RMII_MODE	0x00000100
#define BM_ENET_MAC0_RCR_SGMII_ENA	0x00000080
#define BM_ENET_MAC0_RCR_RGMII_ENA	0x00000040
#define BM_ENET_MAC0_RCR_FCE	0x00000020
#define BM_ENET_MAC0_RCR_BC_REJ	0x00000010
#define BM_ENET_MAC0_RCR_PROM	0x00000008
#define BM_ENET_MAC0_RCR_MII_MODE	0x00000004
#define BM_ENET_MAC0_RCR_DRT	0x00000002
#define BM_ENET_MAC0_RCR_LOOP	0x00000001

#define HW_ENET_MAC0_TCR	(0x000000c0)

#define BP_ENET_MAC0_TCR_RSRVD0	10
#define BM_ENET_MAC0_TCR_RSRVD0	0xFFFFFC00
#define BF_ENET_MAC0_TCR_RSRVD0(v) \
		(((v) << 10) & BM_ENET_MAC0_TCR_RSRVD0)
#define BM_ENET_MAC0_TCR_TX_CRC_FWD	0x00000200
#define BM_ENET_MAC0_TCR_TX_ADDR_INS	0x00000100
#define BP_ENET_MAC0_TCR_TX_ADDR_SEL	5
#define BM_ENET_MAC0_TCR_TX_ADDR_SEL	0x000000E0
#define BF_ENET_MAC0_TCR_TX_ADDR_SEL(v)  \
		(((v) << 5) & BM_ENET_MAC0_TCR_TX_ADDR_SEL)
#define BM_ENET_MAC0_TCR_RFC_PAUSE	0x00000010
#define BM_ENET_MAC0_TCR_TFC_PAUSE	0x00000008
#define BM_ENET_MAC0_TCR_FEDN	0x00000004
#define BM_ENET_MAC0_TCR_HBC	0x00000002
#define BM_ENET_MAC0_TCR_GTS	0x00000001

#define HW_ENET_MAC0_PALR	(0x000000e0)

#define BP_ENET_MAC0_PALR_PADDR1	0
#define BM_ENET_MAC0_PALR_PADDR1	0xFFFFFFFF
#define BF_ENET_MAC0_PALR_PADDR1(v)	(v)

#define HW_ENET_MAC0_PAUR	(0x000000e4)

#define BP_ENET_MAC0_PAUR_PADDR2	16
#define BM_ENET_MAC0_PAUR_PADDR2	0xFFFF0000
#define BF_ENET_MAC0_PAUR_PADDR2(v) \
		(((v) << 16) & BM_ENET_MAC0_PAUR_PADDR2)
#define BP_ENET_MAC0_PAUR_TYPE	0
#define BM_ENET_MAC0_PAUR_TYPE	0x0000FFFF
#define BF_ENET_MAC0_PAUR_TYPE(v)  \
		(((v) << 0) & BM_ENET_MAC0_PAUR_TYPE)

#define HW_ENET_MAC0_OPD	(0x000000e8)

#define BP_ENET_MAC0_OPD_OPCODE	16
#define BM_ENET_MAC0_OPD_OPCODE	0xFFFF0000
#define BF_ENET_MAC0_OPD_OPCODE(v) \
		(((v) << 16) & BM_ENET_MAC0_OPD_OPCODE)
#define BP_ENET_MAC0_OPD_PAUSE_DUR	0
#define BM_ENET_MAC0_OPD_PAUSE_DUR	0x0000FFFF
#define BF_ENET_MAC0_OPD_PAUSE_DUR(v)  \
		(((v) << 0) & BM_ENET_MAC0_OPD_PAUSE_DUR)

#define HW_ENET_MAC0_IAUR	(0x00000114)

#define BP_ENET_MAC0_IAUR_IADDR1	0
#define BM_ENET_MAC0_IAUR_IADDR1	0xFFFFFFFF
#define BF_ENET_MAC0_IAUR_IADDR1(v)	(v)

#define HW_ENET_MAC0_IALR	(0x00000118)

#define BP_ENET_MAC0_IALR_IADDR2	0
#define BM_ENET_MAC0_IALR_IADDR2	0xFFFFFFFF
#define BF_ENET_MAC0_IALR_IADDR2(v)	(v)

#define HW_ENET_MAC0_GAUR	(0x0000011c)

#define BP_ENET_MAC0_GAUR_GADDR1	0
#define BM_ENET_MAC0_GAUR_GADDR1	0xFFFFFFFF
#define BF_ENET_MAC0_GAUR_GADDR1(v)	(v)

#define HW_ENET_MAC0_GALR	(0x00000120)

#define BP_ENET_MAC0_GALR_GADDR2	0
#define BM_ENET_MAC0_GALR_GADDR2	0xFFFFFFFF
#define BF_ENET_MAC0_GALR_GADDR2(v)	(v)

#define HW_ENET_MAC0_TFW_SFCR	(0x00000140)

#define BP_ENET_MAC0_TFW_SFCR_RSRVD0	9
#define BM_ENET_MAC0_TFW_SFCR_RSRVD0	0xFFFFFE00
#define BF_ENET_MAC0_TFW_SFCR_RSRVD0(v) \
		(((v) << 9) & BM_ENET_MAC0_TFW_SFCR_RSRVD0)
#define BM_ENET_MAC0_TFW_SFCR_STR_FWD	0x00000100
#define BP_ENET_MAC0_TFW_SFCR_RSRVD1	6
#define BM_ENET_MAC0_TFW_SFCR_RSRVD1	0x000000C0
#define BF_ENET_MAC0_TFW_SFCR_RSRVD1(v)  \
		(((v) << 6) & BM_ENET_MAC0_TFW_SFCR_RSRVD1)
#define BP_ENET_MAC0_TFW_SFCR_TFWR	0
#define BM_ENET_MAC0_TFW_SFCR_TFWR	0x0000003F
#define BF_ENET_MAC0_TFW_SFCR_TFWR(v)  \
		(((v) << 0) & BM_ENET_MAC0_TFW_SFCR_TFWR)

#define HW_ENET_MAC0_FRBR	(0x00000148)

#define BP_ENET_MAC0_FRBR_RSRVD0	10
#define BM_ENET_MAC0_FRBR_RSRVD0	0xFFFFFC00
#define BF_ENET_MAC0_FRBR_RSRVD0(v) \
		(((v) << 10) & BM_ENET_MAC0_FRBR_RSRVD0)
#define BP_ENET_MAC0_FRBR_R_BOUND	2
#define BM_ENET_MAC0_FRBR_R_BOUND	0x000003FC
#define BF_ENET_MAC0_FRBR_R_BOUND(v)  \
		(((v) << 2) & BM_ENET_MAC0_FRBR_R_BOUND)
#define BP_ENET_MAC0_FRBR_RSRVD1	0
#define BM_ENET_MAC0_FRBR_RSRVD1	0x00000003
#define BF_ENET_MAC0_FRBR_RSRVD1(v)  \
		(((v) << 0) & BM_ENET_MAC0_FRBR_RSRVD1)

#define HW_ENET_MAC0_FRSR	(0x0000014c)

#define BP_ENET_MAC0_FRSR_RSRVD0	11
#define BM_ENET_MAC0_FRSR_RSRVD0	0xFFFFF800
#define BF_ENET_MAC0_FRSR_RSRVD0(v) \
		(((v) << 11) & BM_ENET_MAC0_FRSR_RSRVD0)
#define BM_ENET_MAC0_FRSR_RSRVD1	0x00000400
#define BP_ENET_MAC0_FRSR_R_FSTART	2
#define BM_ENET_MAC0_FRSR_R_FSTART	0x000003FC
#define BF_ENET_MAC0_FRSR_R_FSTART(v)  \
		(((v) << 2) & BM_ENET_MAC0_FRSR_R_FSTART)
#define BP_ENET_MAC0_FRSR_RSRVD2	0
#define BM_ENET_MAC0_FRSR_RSRVD2	0x00000003
#define BF_ENET_MAC0_FRSR_RSRVD2(v)  \
		(((v) << 0) & BM_ENET_MAC0_FRSR_RSRVD2)

#define HW_ENET_MAC0_ERDSR	(0x0000017c)

#define BP_ENET_MAC0_ERDSR_R_DES_START	2
#define BM_ENET_MAC0_ERDSR_R_DES_START	0xFFFFFFFC
#define BF_ENET_MAC0_ERDSR_R_DES_START(v) \
		(((v) << 2) & BM_ENET_MAC0_ERDSR_R_DES_START)
#define BP_ENET_MAC0_ERDSR_RSRVD0	0
#define BM_ENET_MAC0_ERDSR_RSRVD0	0x00000003
#define BF_ENET_MAC0_ERDSR_RSRVD0(v)  \
		(((v) << 0) & BM_ENET_MAC0_ERDSR_RSRVD0)

#define HW_ENET_MAC0_ETDSR	(0x00000180)

#define BP_ENET_MAC0_ETDSR_X_DES_START	2
#define BM_ENET_MAC0_ETDSR_X_DES_START	0xFFFFFFFC
#define BF_ENET_MAC0_ETDSR_X_DES_START(v) \
		(((v) << 2) & BM_ENET_MAC0_ETDSR_X_DES_START)
#define BP_ENET_MAC0_ETDSR_RSRVD0	0
#define BM_ENET_MAC0_ETDSR_RSRVD0	0x00000003
#define BF_ENET_MAC0_ETDSR_RSRVD0(v)  \
		(((v) << 0) & BM_ENET_MAC0_ETDSR_RSRVD0)

#define HW_ENET_MAC0_EMRBR	(0x00000184)

#define BP_ENET_MAC0_EMRBR_RSRVD0	11
#define BM_ENET_MAC0_EMRBR_RSRVD0	0xFFFFF800
#define BF_ENET_MAC0_EMRBR_RSRVD0(v) \
		(((v) << 11) & BM_ENET_MAC0_EMRBR_RSRVD0)
#define BP_ENET_MAC0_EMRBR_R_BUF_SIZE	4
#define BM_ENET_MAC0_EMRBR_R_BUF_SIZE	0x000007F0
#define BF_ENET_MAC0_EMRBR_R_BUF_SIZE(v)  \
		(((v) << 4) & BM_ENET_MAC0_EMRBR_R_BUF_SIZE)
#define BP_ENET_MAC0_EMRBR_RSRVD1	0
#define BM_ENET_MAC0_EMRBR_RSRVD1	0x0000000F
#define BF_ENET_MAC0_EMRBR_RSRVD1(v)  \
		(((v) << 0) & BM_ENET_MAC0_EMRBR_RSRVD1)

#define HW_ENET_MAC0_RX_SECTION_FULL	(0x0000018c)

#define BP_ENET_MAC0_RX_SECTION_FULL_RSRVD0	8
#define BM_ENET_MAC0_RX_SECTION_FULL_RSRVD0	0xFFFFFF00
#define BF_ENET_MAC0_RX_SECTION_FULL_RSRVD0(v) \
		(((v) << 8) & BM_ENET_MAC0_RX_SECTION_FULL_RSRVD0)
#define BP_ENET_MAC0_RX_SECTION_FULL_RX_SECTION_FULL	0
#define BM_ENET_MAC0_RX_SECTION_FULL_RX_SECTION_FULL	0x000000FF
#define BF_ENET_MAC0_RX_SECTION_FULL_RX_SECTION_FULL(v)  \
		(((v) << 0) & BM_ENET_MAC0_RX_SECTION_FULL_RX_SECTION_FULL)

#define HW_ENET_MAC0_RX_SECTION_EMPTY	(0x00000190)

#define BP_ENET_MAC0_RX_SECTION_EMPTY_RSRVD0	8
#define BM_ENET_MAC0_RX_SECTION_EMPTY_RSRVD0	0xFFFFFF00
#define BF_ENET_MAC0_RX_SECTION_EMPTY_RSRVD0(v) \
		(((v) << 8) & BM_ENET_MAC0_RX_SECTION_EMPTY_RSRVD0)
#define BP_ENET_MAC0_RX_SECTION_EMPTY_RX_SECTION_EMPTY	0
#define BM_ENET_MAC0_RX_SECTION_EMPTY_RX_SECTION_EMPTY	0x000000FF
#define BF_ENET_MAC0_RX_SECTION_EMPTY_RX_SECTION_EMPTY(v)  \
		(((v) << 0) & BM_ENET_MAC0_RX_SECTION_EMPTY_RX_SECTION_EMPTY)

#define HW_ENET_MAC0_RX_ALMOST_EMPTY	(0x00000194)

#define BP_ENET_MAC0_RX_ALMOST_EMPTY_RSRVD0	8
#define BM_ENET_MAC0_RX_ALMOST_EMPTY_RSRVD0	0xFFFFFF00
#define BF_ENET_MAC0_RX_ALMOST_EMPTY_RSRVD0(v) \
		(((v) << 8) & BM_ENET_MAC0_RX_ALMOST_EMPTY_RSRVD0)
#define BP_ENET_MAC0_RX_ALMOST_EMPTY_RX_ALMOST_EMPTY	0
#define BM_ENET_MAC0_RX_ALMOST_EMPTY_RX_ALMOST_EMPTY	0x000000FF
#define BF_ENET_MAC0_RX_ALMOST_EMPTY_RX_ALMOST_EMPTY(v)  \
		(((v) << 0) & BM_ENET_MAC0_RX_ALMOST_EMPTY_RX_ALMOST_EMPTY)

#define HW_ENET_MAC0_RX_ALMOST_FULL	(0x00000198)

#define BP_ENET_MAC0_RX_ALMOST_FULL_RSRVD0	8
#define BM_ENET_MAC0_RX_ALMOST_FULL_RSRVD0	0xFFFFFF00
#define BF_ENET_MAC0_RX_ALMOST_FULL_RSRVD0(v) \
		(((v) << 8) & BM_ENET_MAC0_RX_ALMOST_FULL_RSRVD0)
#define BP_ENET_MAC0_RX_ALMOST_FULL_RX_ALMOST_FULL	0
#define BM_ENET_MAC0_RX_ALMOST_FULL_RX_ALMOST_FULL	0x000000FF
#define BF_ENET_MAC0_RX_ALMOST_FULL_RX_ALMOST_FULL(v)  \
		(((v) << 0) & BM_ENET_MAC0_RX_ALMOST_FULL_RX_ALMOST_FULL)

#define HW_ENET_MAC0_TX_SECTION_EMPTY	(0x0000019c)

#define BP_ENET_MAC0_TX_SECTION_EMPTY_RSRVD0	8
#define BM_ENET_MAC0_TX_SECTION_EMPTY_RSRVD0	0xFFFFFF00
#define BF_ENET_MAC0_TX_SECTION_EMPTY_RSRVD0(v) \
		(((v) << 8) & BM_ENET_MAC0_TX_SECTION_EMPTY_RSRVD0)
#define BP_ENET_MAC0_TX_SECTION_EMPTY_TX_SECTION_EMPTY	0
#define BM_ENET_MAC0_TX_SECTION_EMPTY_TX_SECTION_EMPTY	0x000000FF
#define BF_ENET_MAC0_TX_SECTION_EMPTY_TX_SECTION_EMPTY(v)  \
		(((v) << 0) & BM_ENET_MAC0_TX_SECTION_EMPTY_TX_SECTION_EMPTY)

#define HW_ENET_MAC0_TX_ALMOST_EMPTY	(0x000001a0)

#define BP_ENET_MAC0_TX_ALMOST_EMPTY_RSRVD0	8
#define BM_ENET_MAC0_TX_ALMOST_EMPTY_RSRVD0	0xFFFFFF00
#define BF_ENET_MAC0_TX_ALMOST_EMPTY_RSRVD0(v) \
		(((v) << 8) & BM_ENET_MAC0_TX_ALMOST_EMPTY_RSRVD0)
#define BP_ENET_MAC0_TX_ALMOST_EMPTY_TX_ALMOST_EMPTY	0
#define BM_ENET_MAC0_TX_ALMOST_EMPTY_TX_ALMOST_EMPTY	0x000000FF
#define BF_ENET_MAC0_TX_ALMOST_EMPTY_TX_ALMOST_EMPTY(v)  \
		(((v) << 0) & BM_ENET_MAC0_TX_ALMOST_EMPTY_TX_ALMOST_EMPTY)

#define HW_ENET_MAC0_TX_ALMOST_FULL	(0x000001a4)

#define BP_ENET_MAC0_TX_ALMOST_FULL_RSRVD0	8
#define BM_ENET_MAC0_TX_ALMOST_FULL_RSRVD0	0xFFFFFF00
#define BF_ENET_MAC0_TX_ALMOST_FULL_RSRVD0(v) \
		(((v) << 8) & BM_ENET_MAC0_TX_ALMOST_FULL_RSRVD0)
#define BP_ENET_MAC0_TX_ALMOST_FULL_TX_ALMOST_FULL	0
#define BM_ENET_MAC0_TX_ALMOST_FULL_TX_ALMOST_FULL	0x000000FF
#define BF_ENET_MAC0_TX_ALMOST_FULL_TX_ALMOST_FULL(v)  \
		(((v) << 0) & BM_ENET_MAC0_TX_ALMOST_FULL_TX_ALMOST_FULL)

#define HW_ENET_MAC0_TX_IPG_LENGTH	(0x000001a8)

#define BP_ENET_MAC0_TX_IPG_LENGTH_RSRVD0	5
#define BM_ENET_MAC0_TX_IPG_LENGTH_RSRVD0	0xFFFFFFE0
#define BF_ENET_MAC0_TX_IPG_LENGTH_RSRVD0(v) \
		(((v) << 5) & BM_ENET_MAC0_TX_IPG_LENGTH_RSRVD0)
#define BP_ENET_MAC0_TX_IPG_LENGTH_TX_IPG_LENGTH	0
#define BM_ENET_MAC0_TX_IPG_LENGTH_TX_IPG_LENGTH	0x0000001F
#define BF_ENET_MAC0_TX_IPG_LENGTH_TX_IPG_LENGTH(v)  \
		(((v) << 0) & BM_ENET_MAC0_TX_IPG_LENGTH_TX_IPG_LENGTH)

#define HW_ENET_MAC0_TRUNC_FL	(0x000001ac)

#define BP_ENET_MAC0_TRUNC_FL_RSRVD0	14
#define BM_ENET_MAC0_TRUNC_FL_RSRVD0	0xFFFFC000
#define BF_ENET_MAC0_TRUNC_FL_RSRVD0(v) \
		(((v) << 14) & BM_ENET_MAC0_TRUNC_FL_RSRVD0)
#define BP_ENET_MAC0_TRUNC_FL_TRUNC_FL	0
#define BM_ENET_MAC0_TRUNC_FL_TRUNC_FL	0x00003FFF
#define BF_ENET_MAC0_TRUNC_FL_TRUNC_FL(v)  \
		(((v) << 0) & BM_ENET_MAC0_TRUNC_FL_TRUNC_FL)

#define HW_ENET_MAC0_IPACCTXCONF	(0x000001bc)

#define BP_ENET_MAC0_IPACCTXCONF_RSRVD0	5
#define BM_ENET_MAC0_IPACCTXCONF_RSRVD0	0xFFFFFFE0
#define BF_ENET_MAC0_IPACCTXCONF_RSRVD0(v) \
		(((v) << 5) & BM_ENET_MAC0_IPACCTXCONF_RSRVD0)
#define BM_ENET_MAC0_IPACCTXCONF_TX_PROTCHK_INS	0x00000010
#define BM_ENET_MAC0_IPACCTXCONF_TX_IPCHK_INS	0x00000008
#define BP_ENET_MAC0_IPACCTXCONF_RSRVD1	1
#define BM_ENET_MAC0_IPACCTXCONF_RSRVD1	0x00000006
#define BF_ENET_MAC0_IPACCTXCONF_RSRVD1(v)  \
		(((v) << 1) & BM_ENET_MAC0_IPACCTXCONF_RSRVD1)
#define BM_ENET_MAC0_IPACCTXCONF_SHIFT16	0x00000001

#define HW_ENET_MAC0_IPACCRXCONF	(0x000001c0)

#define BP_ENET_MAC0_IPACCRXCONF_RSRVD0	8
#define BM_ENET_MAC0_IPACCRXCONF_RSRVD0	0xFFFFFF00
#define BF_ENET_MAC0_IPACCRXCONF_RSRVD0(v) \
		(((v) << 8) & BM_ENET_MAC0_IPACCRXCONF_RSRVD0)
#define BM_ENET_MAC0_IPACCRXCONF_SHIFT16	0x00000080
#define BM_ENET_MAC0_IPACCRXCONF_RX_LINEERR_DISC	0x00000040
#define BP_ENET_MAC0_IPACCRXCONF_RSRVD1	3
#define BM_ENET_MAC0_IPACCRXCONF_RSRVD1	0x00000038
#define BF_ENET_MAC0_IPACCRXCONF_RSRVD1(v)  \
		(((v) << 3) & BM_ENET_MAC0_IPACCRXCONF_RSRVD1)
#define BM_ENET_MAC0_IPACCRXCONF_RX_PROTERR_DISCARD	0x00000004
#define BM_ENET_MAC0_IPACCRXCONF_RX_IPERR_DISCARD	0x00000002
#define BM_ENET_MAC0_IPACCRXCONF_RX_IP_PAD_REMOVE	0x00000001

#define HW_ENET_MAC0_RMON_T_DROP	(0x000001fc)

#define BP_ENET_MAC0_RMON_T_DROP_RMON_T_DROP	0
#define BM_ENET_MAC0_RMON_T_DROP_RMON_T_DROP	0xFFFFFFFF
#define BF_ENET_MAC0_RMON_T_DROP_RMON_T_DROP(v)	(v)

#define HW_ENET_MAC0_RMON_T_PACKETS	(0x00000200)

#define BP_ENET_MAC0_RMON_T_PACKETS_RMON_T_PACKETS	0
#define BM_ENET_MAC0_RMON_T_PACKETS_RMON_T_PACKETS	0xFFFFFFFF
#define BF_ENET_MAC0_RMON_T_PACKETS_RMON_T_PACKETS(v)	(v)

#define HW_ENET_MAC0_RMON_T_BC_PKT	(0x00000204)

#define BP_ENET_MAC0_RMON_T_BC_PKT_RMON_T_BC_PKT	0
#define BM_ENET_MAC0_RMON_T_BC_PKT_RMON_T_BC_PKT	0xFFFFFFFF
#define BF_ENET_MAC0_RMON_T_BC_PKT_RMON_T_BC_PKT(v)	(v)

#define HW_ENET_MAC0_RMON_T_MC_PKT	(0x00000208)

#define BP_ENET_MAC0_RMON_T_MC_PKT_RMON_T_MC_PKT	0
#define BM_ENET_MAC0_RMON_T_MC_PKT_RMON_T_MC_PKT	0xFFFFFFFF
#define BF_ENET_MAC0_RMON_T_MC_PKT_RMON_T_MC_PKT(v)	(v)

#define HW_ENET_MAC0_RMON_T_CRC_ALIGN	(0x0000020c)

#define BP_ENET_MAC0_RMON_T_CRC_ALIGN_RMON_T_CRC_ALIGN	0
#define BM_ENET_MAC0_RMON_T_CRC_ALIGN_RMON_T_CRC_ALIGN	0xFFFFFFFF
#define BF_ENET_MAC0_RMON_T_CRC_ALIGN_RMON_T_CRC_ALIGN(v)	(v)

#define HW_ENET_MAC0_RMON_T_UNDERSIZE	(0x00000210)

#define BP_ENET_MAC0_RMON_T_UNDERSIZE_RMON_T_UNDERSIZE	0
#define BM_ENET_MAC0_RMON_T_UNDERSIZE_RMON_T_UNDERSIZE	0xFFFFFFFF
#define BF_ENET_MAC0_RMON_T_UNDERSIZE_RMON_T_UNDERSIZE(v)	(v)

#define HW_ENET_MAC0_RMON_T_OVERSIZE	(0x00000214)

#define BP_ENET_MAC0_RMON_T_OVERSIZE_RMON_T_OVERSIZE	0
#define BM_ENET_MAC0_RMON_T_OVERSIZE_RMON_T_OVERSIZE	0xFFFFFFFF
#define BF_ENET_MAC0_RMON_T_OVERSIZE_RMON_T_OVERSIZE(v)	(v)

#define HW_ENET_MAC0_RMON_T_FRAG	(0x00000218)

#define BP_ENET_MAC0_RMON_T_FRAG_RMON_T_FRAG	0
#define BM_ENET_MAC0_RMON_T_FRAG_RMON_T_FRAG	0xFFFFFFFF
#define BF_ENET_MAC0_RMON_T_FRAG_RMON_T_FRAG(v)	(v)

#define HW_ENET_MAC0_RMON_T_JAB	(0x0000021c)

#define BP_ENET_MAC0_RMON_T_JAB_RMON_T_JAB	0
#define BM_ENET_MAC0_RMON_T_JAB_RMON_T_JAB	0xFFFFFFFF
#define BF_ENET_MAC0_RMON_T_JAB_RMON_T_JAB(v)	(v)

#define HW_ENET_MAC0_RMON_T_COL	(0x00000220)

#define BP_ENET_MAC0_RMON_T_COL_RMON_T_COL	0
#define BM_ENET_MAC0_RMON_T_COL_RMON_T_COL	0xFFFFFFFF
#define BF_ENET_MAC0_RMON_T_COL_RMON_T_COL(v)	(v)

#define HW_ENET_MAC0_RMON_T_P64	(0x00000224)

#define BP_ENET_MAC0_RMON_T_P64_RMON_T_P64	0
#define BM_ENET_MAC0_RMON_T_P64_RMON_T_P64	0xFFFFFFFF
#define BF_ENET_MAC0_RMON_T_P64_RMON_T_P64(v)	(v)

#define HW_ENET_MAC0_RMON_T_P65TO127N	(0x00000228)

#define BP_ENET_MAC0_RMON_T_P65TO127N_RMON_T_P65TO127N	0
#define BM_ENET_MAC0_RMON_T_P65TO127N_RMON_T_P65TO127N	0xFFFFFFFF
#define BF_ENET_MAC0_RMON_T_P65TO127N_RMON_T_P65TO127N(v)	(v)

#define HW_ENET_MAC0_RMON_T_P128TO255N	(0x0000022c)

#define BP_ENET_MAC0_RMON_T_P128TO255N_RMON_T_P128TO255N	0
#define BM_ENET_MAC0_RMON_T_P128TO255N_RMON_T_P128TO255N	0xFFFFFFFF
#define BF_ENET_MAC0_RMON_T_P128TO255N_RMON_T_P128TO255N(v)	(v)

#define HW_ENET_MAC0_RMON_T_P256TO511	(0x00000230)

#define BP_ENET_MAC0_RMON_T_P256TO511_RMON_T_P256TO511	0
#define BM_ENET_MAC0_RMON_T_P256TO511_RMON_T_P256TO511	0xFFFFFFFF
#define BF_ENET_MAC0_RMON_T_P256TO511_RMON_T_P256TO511(v)	(v)

#define HW_ENET_MAC0_RMON_T_P512TO1023	(0x00000234)

#define BP_ENET_MAC0_RMON_T_P512TO1023_RMON_T_P512TO1023	0
#define BM_ENET_MAC0_RMON_T_P512TO1023_RMON_T_P512TO1023	0xFFFFFFFF
#define BF_ENET_MAC0_RMON_T_P512TO1023_RMON_T_P512TO1023(v)	(v)

#define HW_ENET_MAC0_RMON_T_P1024TO2047	(0x00000238)

#define BP_ENET_MAC0_RMON_T_P1024TO2047_RMON_T_P1024TO2047	0
#define BM_ENET_MAC0_RMON_T_P1024TO2047_RMON_T_P1024TO2047	0xFFFFFFFF
#define BF_ENET_MAC0_RMON_T_P1024TO2047_RMON_T_P1024TO2047(v)	(v)

#define HW_ENET_MAC0_RMON_T_P_GTE2048	(0x0000023c)

#define BP_ENET_MAC0_RMON_T_P_GTE2048_RMON_T_P_GTE2048	0
#define BM_ENET_MAC0_RMON_T_P_GTE2048_RMON_T_P_GTE2048	0xFFFFFFFF
#define BF_ENET_MAC0_RMON_T_P_GTE2048_RMON_T_P_GTE2048(v)	(v)

#define HW_ENET_MAC0_RMON_T_OCTETS	(0x00000240)

#define BP_ENET_MAC0_RMON_T_OCTETS_RMON_T_OCTETS	0
#define BM_ENET_MAC0_RMON_T_OCTETS_RMON_T_OCTETS	0xFFFFFFFF
#define BF_ENET_MAC0_RMON_T_OCTETS_RMON_T_OCTETS(v)	(v)

#define HW_ENET_MAC0_IEEE_T_DROP	(0x00000244)

#define BP_ENET_MAC0_IEEE_T_DROP_IEEE_T_DROP	0
#define BM_ENET_MAC0_IEEE_T_DROP_IEEE_T_DROP	0xFFFFFFFF
#define BF_ENET_MAC0_IEEE_T_DROP_IEEE_T_DROP(v)	(v)

#define HW_ENET_MAC0_IEEE_T_FRAME_OK	(0x00000248)

#define BP_ENET_MAC0_IEEE_T_FRAME_OK_IEEE_T_FRAME_OK	0
#define BM_ENET_MAC0_IEEE_T_FRAME_OK_IEEE_T_FRAME_OK	0xFFFFFFFF
#define BF_ENET_MAC0_IEEE_T_FRAME_OK_IEEE_T_FRAME_OK(v)	(v)

#define HW_ENET_MAC0_IEEE_T_1COL	(0x0000024c)

#define BP_ENET_MAC0_IEEE_T_1COL_IEEE_T_1COL	0
#define BM_ENET_MAC0_IEEE_T_1COL_IEEE_T_1COL	0xFFFFFFFF
#define BF_ENET_MAC0_IEEE_T_1COL_IEEE_T_1COL(v)	(v)

#define HW_ENET_MAC0_IEEE_T_MCOL	(0x00000250)

#define BP_ENET_MAC0_IEEE_T_MCOL_IEEE_T_MCOL	0
#define BM_ENET_MAC0_IEEE_T_MCOL_IEEE_T_MCOL	0xFFFFFFFF
#define BF_ENET_MAC0_IEEE_T_MCOL_IEEE_T_MCOL(v)	(v)

#define HW_ENET_MAC0_IEEE_T_DEF	(0x00000254)

#define BP_ENET_MAC0_IEEE_T_DEF_IEEE_T_DEF	0
#define BM_ENET_MAC0_IEEE_T_DEF_IEEE_T_DEF	0xFFFFFFFF
#define BF_ENET_MAC0_IEEE_T_DEF_IEEE_T_DEF(v)	(v)

#define HW_ENET_MAC0_IEEE_T_LCOL	(0x00000258)

#define BP_ENET_MAC0_IEEE_T_LCOL_IEEE_T_LCOL	0
#define BM_ENET_MAC0_IEEE_T_LCOL_IEEE_T_LCOL	0xFFFFFFFF
#define BF_ENET_MAC0_IEEE_T_LCOL_IEEE_T_LCOL(v)	(v)

#define HW_ENET_MAC0_IEEE_T_EXCOL	(0x0000025c)

#define BP_ENET_MAC0_IEEE_T_EXCOL_IEEE_T_EXCOL	0
#define BM_ENET_MAC0_IEEE_T_EXCOL_IEEE_T_EXCOL	0xFFFFFFFF
#define BF_ENET_MAC0_IEEE_T_EXCOL_IEEE_T_EXCOL(v)	(v)

#define HW_ENET_MAC0_IEEE_T_MACERR	(0x00000260)

#define BP_ENET_MAC0_IEEE_T_MACERR_IEEE_T_MACERR	0
#define BM_ENET_MAC0_IEEE_T_MACERR_IEEE_T_MACERR	0xFFFFFFFF
#define BF_ENET_MAC0_IEEE_T_MACERR_IEEE_T_MACERR(v)	(v)

#define HW_ENET_MAC0_IEEE_T_CSERR	(0x00000264)

#define BP_ENET_MAC0_IEEE_T_CSERR_IEEE_T_CSERR	0
#define BM_ENET_MAC0_IEEE_T_CSERR_IEEE_T_CSERR	0xFFFFFFFF
#define BF_ENET_MAC0_IEEE_T_CSERR_IEEE_T_CSERR(v)	(v)

#define HW_ENET_MAC0_IEEE_T_SQE	(0x00000268)

#define BP_ENET_MAC0_IEEE_T_SQE_IEEE_T_SQE	0
#define BM_ENET_MAC0_IEEE_T_SQE_IEEE_T_SQE	0xFFFFFFFF
#define BF_ENET_MAC0_IEEE_T_SQE_IEEE_T_SQE(v)	(v)

#define HW_ENET_MAC0_IEEE_T_FDXFC	(0x0000026c)

#define BP_ENET_MAC0_IEEE_T_FDXFC_IEEE_T_FDXFC	0
#define BM_ENET_MAC0_IEEE_T_FDXFC_IEEE_T_FDXFC	0xFFFFFFFF
#define BF_ENET_MAC0_IEEE_T_FDXFC_IEEE_T_FDXFC(v)	(v)

#define HW_ENET_MAC0_IEEE_T_OCTETS_OK	(0x00000270)

#define BP_ENET_MAC0_IEEE_T_OCTETS_OK_IEEE_T_OCTETS_OK	0
#define BM_ENET_MAC0_IEEE_T_OCTETS_OK_IEEE_T_OCTETS_OK	0xFFFFFFFF
#define BF_ENET_MAC0_IEEE_T_OCTETS_OK_IEEE_T_OCTETS_OK(v)	(v)

#define HW_ENET_MAC0_RMON_R_PACKETS	(0x00000280)

#define BP_ENET_MAC0_RMON_R_PACKETS_RMON_R_PACKETS	0
#define BM_ENET_MAC0_RMON_R_PACKETS_RMON_R_PACKETS	0xFFFFFFFF
#define BF_ENET_MAC0_RMON_R_PACKETS_RMON_R_PACKETS(v)	(v)

#define HW_ENET_MAC0_RMON_R_BC_PKT	(0x00000284)

#define BP_ENET_MAC0_RMON_R_BC_PKT_RMON_R_BC_PKT	0
#define BM_ENET_MAC0_RMON_R_BC_PKT_RMON_R_BC_PKT	0xFFFFFFFF
#define BF_ENET_MAC0_RMON_R_BC_PKT_RMON_R_BC_PKT(v)	(v)

#define HW_ENET_MAC0_RMON_R_MC_PKT	(0x00000288)

#define BP_ENET_MAC0_RMON_R_MC_PKT_RMON_R_MC_PKT	0
#define BM_ENET_MAC0_RMON_R_MC_PKT_RMON_R_MC_PKT	0xFFFFFFFF
#define BF_ENET_MAC0_RMON_R_MC_PKT_RMON_R_MC_PKT(v)	(v)

#define HW_ENET_MAC0_RMON_R_CRC_ALIGN	(0x0000028c)

#define BP_ENET_MAC0_RMON_R_CRC_ALIGN_RMON_R_CRC_ALIGN	0
#define BM_ENET_MAC0_RMON_R_CRC_ALIGN_RMON_R_CRC_ALIGN	0xFFFFFFFF
#define BF_ENET_MAC0_RMON_R_CRC_ALIGN_RMON_R_CRC_ALIGN(v)	(v)

#define HW_ENET_MAC0_RMON_R_UNDERSIZE	(0x00000290)

#define BP_ENET_MAC0_RMON_R_UNDERSIZE_RMON_R_UNDERSIZE	0
#define BM_ENET_MAC0_RMON_R_UNDERSIZE_RMON_R_UNDERSIZE	0xFFFFFFFF
#define BF_ENET_MAC0_RMON_R_UNDERSIZE_RMON_R_UNDERSIZE(v)	(v)

#define HW_ENET_MAC0_RMON_R_OVERSIZE	(0x00000294)

#define BP_ENET_MAC0_RMON_R_OVERSIZE_RMON_R_OVERSIZE	0
#define BM_ENET_MAC0_RMON_R_OVERSIZE_RMON_R_OVERSIZE	0xFFFFFFFF
#define BF_ENET_MAC0_RMON_R_OVERSIZE_RMON_R_OVERSIZE(v)	(v)

#define HW_ENET_MAC0_RMON_R_FRAG	(0x00000298)

#define BP_ENET_MAC0_RMON_R_FRAG_RMON_R_FRAG	0
#define BM_ENET_MAC0_RMON_R_FRAG_RMON_R_FRAG	0xFFFFFFFF
#define BF_ENET_MAC0_RMON_R_FRAG_RMON_R_FRAG(v)	(v)

#define HW_ENET_MAC0_RMON_R_JAB	(0x0000029c)

#define BP_ENET_MAC0_RMON_R_JAB_RMON_R_JAB	0
#define BM_ENET_MAC0_RMON_R_JAB_RMON_R_JAB	0xFFFFFFFF
#define BF_ENET_MAC0_RMON_R_JAB_RMON_R_JAB(v)	(v)

#define HW_ENET_MAC0_RMON_R_P64	(0x000002a4)

#define BP_ENET_MAC0_RMON_R_P64_RMON_R_P64	0
#define BM_ENET_MAC0_RMON_R_P64_RMON_R_P64	0xFFFFFFFF
#define BF_ENET_MAC0_RMON_R_P64_RMON_R_P64(v)	(v)

#define HW_ENET_MAC0_RMON_R_P65TO127	(0x000002a8)

#define BP_ENET_MAC0_RMON_R_P65TO127_RMON_R_P65TO127	0
#define BM_ENET_MAC0_RMON_R_P65TO127_RMON_R_P65TO127	0xFFFFFFFF
#define BF_ENET_MAC0_RMON_R_P65TO127_RMON_R_P65TO127(v)	(v)

#define HW_ENET_MAC0_RMON_R_P128TO255	(0x000002ac)

#define BP_ENET_MAC0_RMON_R_P128TO255_RMON_R_P128TO255	0
#define BM_ENET_MAC0_RMON_R_P128TO255_RMON_R_P128TO255	0xFFFFFFFF
#define BF_ENET_MAC0_RMON_R_P128TO255_RMON_R_P128TO255(v)	(v)

#define HW_ENET_MAC0_RMON_R_P256TO511	(0x000002b0)

#define BP_ENET_MAC0_RMON_R_P256TO511_RMON_R_P256TO511	0
#define BM_ENET_MAC0_RMON_R_P256TO511_RMON_R_P256TO511	0xFFFFFFFF
#define BF_ENET_MAC0_RMON_R_P256TO511_RMON_R_P256TO511(v)	(v)

#define HW_ENET_MAC0_RMON_R_P512TO1023	(0x000002b4)

#define BP_ENET_MAC0_RMON_R_P512TO1023_RMON_R_P512TO1023	0
#define BM_ENET_MAC0_RMON_R_P512TO1023_RMON_R_P512TO1023	0xFFFFFFFF
#define BF_ENET_MAC0_RMON_R_P512TO1023_RMON_R_P512TO1023(v)	(v)

#define HW_ENET_MAC0_RMON_R_P1024TO2047	(0x000002b8)

#define BP_ENET_MAC0_RMON_R_P1024TO2047_RMON_R_P1024TO2047	0
#define BM_ENET_MAC0_RMON_R_P1024TO2047_RMON_R_P1024TO2047	0xFFFFFFFF
#define BF_ENET_MAC0_RMON_R_P1024TO2047_RMON_R_P1024TO2047(v)	(v)

#define HW_ENET_MAC0_RMON_R_P_GTE2048	(0x000002bc)

#define BP_ENET_MAC0_RMON_R_P_GTE2048_RMON_R_P_GTE2048	0
#define BM_ENET_MAC0_RMON_R_P_GTE2048_RMON_R_P_GTE2048	0xFFFFFFFF
#define BF_ENET_MAC0_RMON_R_P_GTE2048_RMON_R_P_GTE2048(v)	(v)

#define HW_ENET_MAC0_RMON_R_OCTETS	(0x000002c0)

#define BP_ENET_MAC0_RMON_R_OCTETS_RMON_R_OCTETS	0
#define BM_ENET_MAC0_RMON_R_OCTETS_RMON_R_OCTETS	0xFFFFFFFF
#define BF_ENET_MAC0_RMON_R_OCTETS_RMON_R_OCTETS(v)	(v)

#define HW_ENET_MAC0_IEEE_R_DROP	(0x000002c4)

#define BP_ENET_MAC0_IEEE_R_DROP_IEEE_R_DROP	0
#define BM_ENET_MAC0_IEEE_R_DROP_IEEE_R_DROP	0xFFFFFFFF
#define BF_ENET_MAC0_IEEE_R_DROP_IEEE_R_DROP(v)	(v)

#define HW_ENET_MAC0_IEEE_R_FRAME_OK	(0x000002c8)

#define BP_ENET_MAC0_IEEE_R_FRAME_OK_IEEE_R_FRAME_OK	0
#define BM_ENET_MAC0_IEEE_R_FRAME_OK_IEEE_R_FRAME_OK	0xFFFFFFFF
#define BF_ENET_MAC0_IEEE_R_FRAME_OK_IEEE_R_FRAME_OK(v)	(v)

#define HW_ENET_MAC0_IEEE_R_CRC	(0x000002cc)

#define BP_ENET_MAC0_IEEE_R_CRC_IEEE_R_CRC	0
#define BM_ENET_MAC0_IEEE_R_CRC_IEEE_R_CRC	0xFFFFFFFF
#define BF_ENET_MAC0_IEEE_R_CRC_IEEE_R_CRC(v)	(v)

#define HW_ENET_MAC0_IEEE_R_ALIGN	(0x000002d0)

#define BP_ENET_MAC0_IEEE_R_ALIGN_IEEE_R_ALIGN	0
#define BM_ENET_MAC0_IEEE_R_ALIGN_IEEE_R_ALIGN	0xFFFFFFFF
#define BF_ENET_MAC0_IEEE_R_ALIGN_IEEE_R_ALIGN(v)	(v)

#define HW_ENET_MAC0_IEEE_R_MACERR	(0x000002d4)

#define BP_ENET_MAC0_IEEE_R_MACERR_IEEE_R_MACERR	0
#define BM_ENET_MAC0_IEEE_R_MACERR_IEEE_R_MACERR	0xFFFFFFFF
#define BF_ENET_MAC0_IEEE_R_MACERR_IEEE_R_MACERR(v)	(v)

#define HW_ENET_MAC0_IEEE_R_FDXFC	(0x000002d8)

#define BP_ENET_MAC0_IEEE_R_FDXFC_IEEE_R_FDXFC	0
#define BM_ENET_MAC0_IEEE_R_FDXFC_IEEE_R_FDXFC	0xFFFFFFFF
#define BF_ENET_MAC0_IEEE_R_FDXFC_IEEE_R_FDXFC(v)	(v)

#define HW_ENET_MAC0_IEEE_R_OCTETS_OK	(0x000002dc)

#define BP_ENET_MAC0_IEEE_R_OCTETS_OK_IEEE_R_OCTETS_OK	0
#define BM_ENET_MAC0_IEEE_R_OCTETS_OK_IEEE_R_OCTETS_OK	0xFFFFFFFF
#define BF_ENET_MAC0_IEEE_R_OCTETS_OK_IEEE_R_OCTETS_OK(v)	(v)

#define HW_ENET_MAC0_ATIME_CTRL	(0x000003fc)

#define BP_ENET_MAC0_ATIME_CTRL_RSRVD0	14
#define BM_ENET_MAC0_ATIME_CTRL_RSRVD0	0xFFFFC000
#define BF_ENET_MAC0_ATIME_CTRL_RSRVD0(v) \
		(((v) << 14) & BM_ENET_MAC0_ATIME_CTRL_RSRVD0)
#define BM_ENET_MAC0_ATIME_CTRL_FRC_SLAVE	0x00002000
#define BM_ENET_MAC0_ATIME_CTRL_RSRVD1	0x00001000
#define BM_ENET_MAC0_ATIME_CTRL_CAPTURE	0x00000800
#define BM_ENET_MAC0_ATIME_CTRL_RSRVD2	0x00000400
#define BM_ENET_MAC0_ATIME_CTRL_RESTART	0x00000200
#define BM_ENET_MAC0_ATIME_CTRL_RSRVD3	0x00000100
#define BM_ENET_MAC0_ATIME_CTRL_PIN_PERIOD_ENA	0x00000080
#define BM_ENET_MAC0_ATIME_CTRL_RSRVD4	0x00000040
#define BM_ENET_MAC0_ATIME_CTRL_EVT_PERIOD_RST	0x00000020
#define BM_ENET_MAC0_ATIME_CTRL_EVT_PERIOD_ENA	0x00000010
#define BM_ENET_MAC0_ATIME_CTRL_EVT_OFFSET_RST	0x00000008
#define BM_ENET_MAC0_ATIME_CTRL_EVT_OFFSET_ENA	0x00000004
#define BM_ENET_MAC0_ATIME_CTRL_ONE_SHOT	0x00000002
#define BM_ENET_MAC0_ATIME_CTRL_ENABLE	0x00000001

#define HW_ENET_MAC0_ATIME	(0x00000400)

#define BP_ENET_MAC0_ATIME_ATIME	0
#define BM_ENET_MAC0_ATIME_ATIME	0xFFFFFFFF
#define BF_ENET_MAC0_ATIME_ATIME(v)	(v)

#define HW_ENET_MAC0_ATIME_EVT_OFFSET	(0x00000404)

#define BP_ENET_MAC0_ATIME_EVT_OFFSET_ATIME_EVT_OFFSET	0
#define BM_ENET_MAC0_ATIME_EVT_OFFSET_ATIME_EVT_OFFSET	0xFFFFFFFF
#define BF_ENET_MAC0_ATIME_EVT_OFFSET_ATIME_EVT_OFFSET(v)	(v)

#define HW_ENET_MAC0_ATIME_EVT_PERIOD	(0x00000408)

#define BP_ENET_MAC0_ATIME_EVT_PERIOD_ATIME_EVT_PERIOD	0
#define BM_ENET_MAC0_ATIME_EVT_PERIOD_ATIME_EVT_PERIOD	0xFFFFFFFF
#define BF_ENET_MAC0_ATIME_EVT_PERIOD_ATIME_EVT_PERIOD(v)	(v)

#define HW_ENET_MAC0_ATIME_CORR	(0x0000040c)

#define BM_ENET_MAC0_ATIME_CORR_RSRVD0	0x80000000
#define BP_ENET_MAC0_ATIME_CORR_ATIME_CORR	0
#define BM_ENET_MAC0_ATIME_CORR_ATIME_CORR	0x7FFFFFFF
#define BF_ENET_MAC0_ATIME_CORR_ATIME_CORR(v)  \
		(((v) << 0) & BM_ENET_MAC0_ATIME_CORR_ATIME_CORR)

#define HW_ENET_MAC0_ATIME_INC	(0x00000410)

#define BP_ENET_MAC0_ATIME_INC_RSRVD0	15
#define BM_ENET_MAC0_ATIME_INC_RSRVD0	0xFFFF8000
#define BF_ENET_MAC0_ATIME_INC_RSRVD0(v) \
		(((v) << 15) & BM_ENET_MAC0_ATIME_INC_RSRVD0)
#define BP_ENET_MAC0_ATIME_INC_ATIME_INC_CORR	8
#define BM_ENET_MAC0_ATIME_INC_ATIME_INC_CORR	0x00007F00
#define BF_ENET_MAC0_ATIME_INC_ATIME_INC_CORR(v)  \
		(((v) << 8) & BM_ENET_MAC0_ATIME_INC_ATIME_INC_CORR)
#define BM_ENET_MAC0_ATIME_INC_RSRVD1	0x00000080
#define BP_ENET_MAC0_ATIME_INC_ATIME_INC	0
#define BM_ENET_MAC0_ATIME_INC_ATIME_INC	0x0000007F
#define BF_ENET_MAC0_ATIME_INC_ATIME_INC(v)  \
		(((v) << 0) & BM_ENET_MAC0_ATIME_INC_ATIME_INC)

#define HW_ENET_MAC0_TS_TIMESTAMP	(0x00000414)

#define BP_ENET_MAC0_TS_TIMESTAMP_TS_TIMESTAMP	0
#define BM_ENET_MAC0_TS_TIMESTAMP_TS_TIMESTAMP	0xFFFFFFFF
#define BF_ENET_MAC0_TS_TIMESTAMP_TS_TIMESTAMP(v)	(v)

#define HW_ENET_MAC0_SMAC_0_0	(0x000004fc)

#define BP_ENET_MAC0_SMAC_0_0_SMAC_0_0	0
#define BM_ENET_MAC0_SMAC_0_0_SMAC_0_0	0xFFFFFFFF
#define BF_ENET_MAC0_SMAC_0_0_SMAC_0_0(v)	(v)

#define HW_ENET_MAC0_SMAC_0_1	(0x00000500)

#define BP_ENET_MAC0_SMAC_0_1_SMAC_0_1	0
#define BM_ENET_MAC0_SMAC_0_1_SMAC_0_1	0xFFFFFFFF
#define BF_ENET_MAC0_SMAC_0_1_SMAC_0_1(v)	(v)

#define HW_ENET_MAC0_SMAC_1_0	(0x00000504)

#define BP_ENET_MAC0_SMAC_1_0_SMAC_1_0	0
#define BM_ENET_MAC0_SMAC_1_0_SMAC_1_0	0xFFFFFFFF
#define BF_ENET_MAC0_SMAC_1_0_SMAC_1_0(v)	(v)

#define HW_ENET_MAC0_SMAC_1_1	(0x00000508)

#define BP_ENET_MAC0_SMAC_1_1_SMAC_1_1	0
#define BM_ENET_MAC0_SMAC_1_1_SMAC_1_1	0xFFFFFFFF
#define BF_ENET_MAC0_SMAC_1_1_SMAC_1_1(v)	(v)

#define HW_ENET_MAC0_SMAC_2_0	(0x0000050c)

#define BP_ENET_MAC0_SMAC_2_0_SMAC_2_0	0
#define BM_ENET_MAC0_SMAC_2_0_SMAC_2_0	0xFFFFFFFF
#define BF_ENET_MAC0_SMAC_2_0_SMAC_2_0(v)	(v)

#define HW_ENET_MAC0_SMAC_2_1	(0x00000510)

#define BP_ENET_MAC0_SMAC_2_1_SMAC_2_1	0
#define BM_ENET_MAC0_SMAC_2_1_SMAC_2_1	0xFFFFFFFF
#define BF_ENET_MAC0_SMAC_2_1_SMAC_2_1(v)	(v)

#define HW_ENET_MAC0_SMAC_3_0	(0x00000514)

#define BP_ENET_MAC0_SMAC_3_0_SMAC_3_0	0
#define BM_ENET_MAC0_SMAC_3_0_SMAC_3_0	0xFFFFFFFF
#define BF_ENET_MAC0_SMAC_3_0_SMAC_3_0(v)	(v)

#define HW_ENET_MAC0_SMAC_3_1	(0x00000518)

#define BP_ENET_MAC0_SMAC_3_1_SMAC_3_1	0
#define BM_ENET_MAC0_SMAC_3_1_SMAC_3_1	0xFFFFFFFF
#define BF_ENET_MAC0_SMAC_3_1_SMAC_3_1(v)	(v)

#define HW_ENET_MAC0_COMP_REG_0	(0x000005fc)

#define BP_ENET_MAC0_COMP_REG_0_COMP_REG_0	0
#define BM_ENET_MAC0_COMP_REG_0_COMP_REG_0	0xFFFFFFFF
#define BF_ENET_MAC0_COMP_REG_0_COMP_REG_0(v)	(v)

#define HW_ENET_MAC0_COMP_REG_1	(0x00000600)

#define BP_ENET_MAC0_COMP_REG_1_COMP_REG_1	0
#define BM_ENET_MAC0_COMP_REG_1_COMP_REG_1	0xFFFFFFFF
#define BF_ENET_MAC0_COMP_REG_1_COMP_REG_1(v)	(v)

#define HW_ENET_MAC0_COMP_REG_2	(0x00000604)

#define BP_ENET_MAC0_COMP_REG_2_COMP_REG_2	0
#define BM_ENET_MAC0_COMP_REG_2_COMP_REG_2	0xFFFFFFFF
#define BF_ENET_MAC0_COMP_REG_2_COMP_REG_2(v)	(v)

#define HW_ENET_MAC0_COMP_REG_3	(0x00000608)

#define BP_ENET_MAC0_COMP_REG_3_COMP_REG_3	0
#define BM_ENET_MAC0_COMP_REG_3_COMP_REG_3	0xFFFFFFFF
#define BF_ENET_MAC0_COMP_REG_3_COMP_REG_3(v)	(v)

#define HW_ENET_MAC0_CAPT_REG_0	(0x0000063c)

#define BP_ENET_MAC0_CAPT_REG_0_CAPT_REG_0	0
#define BM_ENET_MAC0_CAPT_REG_0_CAPT_REG_0	0xFFFFFFFF
#define BF_ENET_MAC0_CAPT_REG_0_CAPT_REG_0(v)	(v)

#define HW_ENET_MAC0_CAPT_REG_1	(0x00000640)

#define BP_ENET_MAC0_CAPT_REG_1_CAPT_REG_1	0
#define BM_ENET_MAC0_CAPT_REG_1_CAPT_REG_1	0xFFFFFFFF
#define BF_ENET_MAC0_CAPT_REG_1_CAPT_REG_1(v)	(v)

#define HW_ENET_MAC0_CAPT_REG_2	(0x00000644)

#define BP_ENET_MAC0_CAPT_REG_2_CAPT_REG_2	0
#define BM_ENET_MAC0_CAPT_REG_2_CAPT_REG_2	0xFFFFFFFF
#define BF_ENET_MAC0_CAPT_REG_2_CAPT_REG_2(v)	(v)

#define HW_ENET_MAC0_CAPT_REG_3	(0x00000648)

#define BP_ENET_MAC0_CAPT_REG_3_CAPT_REG_3	0
#define BM_ENET_MAC0_CAPT_REG_3_CAPT_REG_3	0xFFFFFFFF
#define BF_ENET_MAC0_CAPT_REG_3_CAPT_REG_3(v)	(v)

#define HW_ENET_MAC0_CCB_INT	(0x0000067c)

#define BP_ENET_MAC0_CCB_INT_RSRVD0	20
#define BM_ENET_MAC0_CCB_INT_RSRVD0	0xFFF00000
#define BF_ENET_MAC0_CCB_INT_RSRVD0(v) \
		(((v) << 20) & BM_ENET_MAC0_CCB_INT_RSRVD0)
#define BM_ENET_MAC0_CCB_INT_COMPARE3	0x00080000
#define BM_ENET_MAC0_CCB_INT_COMPARE2	0x00040000
#define BM_ENET_MAC0_CCB_INT_COMPARE1	0x00020000
#define BM_ENET_MAC0_CCB_INT_COMPARE0	0x00010000
#define BP_ENET_MAC0_CCB_INT_RSRVD1	4
#define BM_ENET_MAC0_CCB_INT_RSRVD1	0x0000FFF0
#define BF_ENET_MAC0_CCB_INT_RSRVD1(v)  \
		(((v) << 4) & BM_ENET_MAC0_CCB_INT_RSRVD1)
#define BM_ENET_MAC0_CCB_INT_CAPTURE3	0x00000008
#define BM_ENET_MAC0_CCB_INT_CAPTURE2	0x00000004
#define BM_ENET_MAC0_CCB_INT_CAPTURE1	0x00000002
#define BM_ENET_MAC0_CCB_INT_CAPTURE0	0x00000001

#define HW_ENET_MAC0_CCB_INT_MASK	(0x00000680)

#define BP_ENET_MAC0_CCB_INT_MASK_RSRVD0	20
#define BM_ENET_MAC0_CCB_INT_MASK_RSRVD0	0xFFF00000
#define BF_ENET_MAC0_CCB_INT_MASK_RSRVD0(v) \
		(((v) << 20) & BM_ENET_MAC0_CCB_INT_MASK_RSRVD0)
#define BM_ENET_MAC0_CCB_INT_MASK_COMPARE3	0x00080000
#define BM_ENET_MAC0_CCB_INT_MASK_COMPARE2	0x00040000
#define BM_ENET_MAC0_CCB_INT_MASK_COMPARE1	0x00020000
#define BM_ENET_MAC0_CCB_INT_MASK_COMPARE0	0x00010000
#define BP_ENET_MAC0_CCB_INT_MASK_RSRVD1	4
#define BM_ENET_MAC0_CCB_INT_MASK_RSRVD1	0x0000FFF0
#define BF_ENET_MAC0_CCB_INT_MASK_RSRVD1(v)  \
		(((v) << 4) & BM_ENET_MAC0_CCB_INT_MASK_RSRVD1)
#define BM_ENET_MAC0_CCB_INT_MASK_CAPTURE3	0x00000008
#define BM_ENET_MAC0_CCB_INT_MASK_CAPTURE2	0x00000004
#define BM_ENET_MAC0_CCB_INT_MASK_CAPTURE1	0x00000002
#define BM_ENET_MAC0_CCB_INT_MASK_CAPTURE0	0x00000001

#define HW_ENET_MAC1_EIR	(0x00004000)

#define BM_ENET_MAC1_EIR_RSRVD0	0x80000000
#define BM_ENET_MAC1_EIR_BABR	0x40000000
#define BM_ENET_MAC1_EIR_BABT	0x20000000
#define BM_ENET_MAC1_EIR_GRA	0x10000000
#define BM_ENET_MAC1_EIR_TXF	0x08000000
#define BM_ENET_MAC1_EIR_TXB	0x04000000
#define BM_ENET_MAC1_EIR_RXF	0x02000000
#define BM_ENET_MAC1_EIR_RXB	0x01000000
#define BM_ENET_MAC1_EIR_MII	0x00800000
#define BM_ENET_MAC1_EIR_EBERR	0x00400000
#define BM_ENET_MAC1_EIR_LC	0x00200000
#define BM_ENET_MAC1_EIR_RL	0x00100000
#define BM_ENET_MAC1_EIR_UN	0x00080000
#define BM_ENET_MAC1_EIR_PLR	0x00040000
#define BM_ENET_MAC1_EIR_WAKEUP	0x00020000
#define BM_ENET_MAC1_EIR_TS_AVAIL	0x00010000
#define BM_ENET_MAC1_EIR_TS_TIMER	0x00008000
#define BP_ENET_MAC1_EIR_RSRVD1	0
#define BM_ENET_MAC1_EIR_RSRVD1	0x00007FFF
#define BF_ENET_MAC1_EIR_RSRVD1(v)  \
		(((v) << 0) & BM_ENET_MAC1_EIR_RSRVD1)

#define HW_ENET_MAC1_EIMR	(0x00004004)

#define BP_ENET_MAC1_EIMR_EIMR	0
#define BM_ENET_MAC1_EIMR_EIMR	0xFFFFFFFF
#define BF_ENET_MAC1_EIMR_EIMR(v)	(v)

#define HW_ENET_MAC1_RDAR	(0x0000400c)

#define BP_ENET_MAC1_RDAR_RSRVD0	25
#define BM_ENET_MAC1_RDAR_RSRVD0	0xFE000000
#define BF_ENET_MAC1_RDAR_RSRVD0(v) \
		(((v) << 25) & BM_ENET_MAC1_RDAR_RSRVD0)
#define BM_ENET_MAC1_RDAR_RDAR	0x01000000
#define BP_ENET_MAC1_RDAR_RSRVD1	0
#define BM_ENET_MAC1_RDAR_RSRVD1	0x00FFFFFF
#define BF_ENET_MAC1_RDAR_RSRVD1(v)  \
		(((v) << 0) & BM_ENET_MAC1_RDAR_RSRVD1)

#define HW_ENET_MAC1_TDAR	(0x00004010)

#define BP_ENET_MAC1_TDAR_RSRVD0	25
#define BM_ENET_MAC1_TDAR_RSRVD0	0xFE000000
#define BF_ENET_MAC1_TDAR_RSRVD0(v) \
		(((v) << 25) & BM_ENET_MAC1_TDAR_RSRVD0)
#define BM_ENET_MAC1_TDAR_TDAR	0x01000000
#define BP_ENET_MAC1_TDAR_RSRVD1	0
#define BM_ENET_MAC1_TDAR_RSRVD1	0x00FFFFFF
#define BF_ENET_MAC1_TDAR_RSRVD1(v)  \
		(((v) << 0) & BM_ENET_MAC1_TDAR_RSRVD1)

#define HW_ENET_MAC1_ECR	(0x00004020)

#define BP_ENET_MAC1_ECR_RSRVD0	7
#define BM_ENET_MAC1_ECR_RSRVD0	0xFFFFFF80
#define BF_ENET_MAC1_ECR_RSRVD0(v) \
		(((v) << 7) & BM_ENET_MAC1_ECR_RSRVD0)
#define BM_ENET_MAC1_ECR_DBG_EN	0x00000040
#define BM_ENET_MAC1_ECR_ETH_SPEED	0x00000020
#define BM_ENET_MAC1_ECR_ENA_1588	0x00000010
#define BM_ENET_MAC1_ECR_SLEEP	0x00000008
#define BM_ENET_MAC1_ECR_MAGIC_ENA	0x00000004
#define BM_ENET_MAC1_ECR_ETHER_EN	0x00000002
#define BM_ENET_MAC1_ECR_RESET	0x00000001

#define HW_ENET_MAC1_MMFR	(0x0000403c)

#define BP_ENET_MAC1_MMFR_ST	30
#define BM_ENET_MAC1_MMFR_ST	0xC0000000
#define BF_ENET_MAC1_MMFR_ST(v) \
		(((v) << 30) & BM_ENET_MAC1_MMFR_ST)
#define BP_ENET_MAC1_MMFR_OP	28
#define BM_ENET_MAC1_MMFR_OP	0x30000000
#define BF_ENET_MAC1_MMFR_OP(v)  \
		(((v) << 28) & BM_ENET_MAC1_MMFR_OP)
#define BP_ENET_MAC1_MMFR_PA	23
#define BM_ENET_MAC1_MMFR_PA	0x0F800000
#define BF_ENET_MAC1_MMFR_PA(v)  \
		(((v) << 23) & BM_ENET_MAC1_MMFR_PA)
#define BP_ENET_MAC1_MMFR_RA	18
#define BM_ENET_MAC1_MMFR_RA	0x007C0000
#define BF_ENET_MAC1_MMFR_RA(v)  \
		(((v) << 18) & BM_ENET_MAC1_MMFR_RA)
#define BP_ENET_MAC1_MMFR_TA	16
#define BM_ENET_MAC1_MMFR_TA	0x00030000
#define BF_ENET_MAC1_MMFR_TA(v)  \
		(((v) << 16) & BM_ENET_MAC1_MMFR_TA)
#define BP_ENET_MAC1_MMFR_DATA	0
#define BM_ENET_MAC1_MMFR_DATA	0x0000FFFF
#define BF_ENET_MAC1_MMFR_DATA(v)  \
		(((v) << 0) & BM_ENET_MAC1_MMFR_DATA)

#define HW_ENET_MAC1_MSCR	(0x00004040)

#define BP_ENET_MAC1_MSCR_RSRVD0	11
#define BM_ENET_MAC1_MSCR_RSRVD0	0xFFFFF800
#define BF_ENET_MAC1_MSCR_RSRVD0(v) \
		(((v) << 11) & BM_ENET_MAC1_MSCR_RSRVD0)
#define BP_ENET_MAC1_MSCR_HOLDTIME	8
#define BM_ENET_MAC1_MSCR_HOLDTIME	0x00000700
#define BF_ENET_MAC1_MSCR_HOLDTIME(v)  \
		(((v) << 8) & BM_ENET_MAC1_MSCR_HOLDTIME)
#define BM_ENET_MAC1_MSCR_DIS_PRE	0x00000080
#define BP_ENET_MAC1_MSCR_MII_SPEED	1
#define BM_ENET_MAC1_MSCR_MII_SPEED	0x0000007E
#define BF_ENET_MAC1_MSCR_MII_SPEED(v)  \
		(((v) << 1) & BM_ENET_MAC1_MSCR_MII_SPEED)
#define BM_ENET_MAC1_MSCR_RSRVD1	0x00000001

#define HW_ENET_MAC1_MIBC	(0x00004060)

#define BM_ENET_MAC1_MIBC_MIB_DIS	0x80000000
#define BM_ENET_MAC1_MIBC_MIB_IDLE	0x40000000
#define BM_ENET_MAC1_MIBC_MIB_CLEAR	0x20000000
#define BP_ENET_MAC1_MIBC_RSRVD0	0
#define BM_ENET_MAC1_MIBC_RSRVD0	0x1FFFFFFF
#define BF_ENET_MAC1_MIBC_RSRVD0(v)  \
		(((v) << 0) & BM_ENET_MAC1_MIBC_RSRVD0)

#define HW_ENET_MAC1_RCR	(0x00004080)

#define BM_ENET_MAC1_RCR_GRS	0x80000000
#define BM_ENET_MAC1_RCR_NO_LGTH_CHECK	0x40000000
#define BP_ENET_MAC1_RCR_MAX_FL	16
#define BM_ENET_MAC1_RCR_MAX_FL	0x3FFF0000
#define BF_ENET_MAC1_RCR_MAX_FL(v)  \
		(((v) << 16) & BM_ENET_MAC1_RCR_MAX_FL)
#define BM_ENET_MAC1_RCR_CNTL_FRM_ENA	0x00008000
#define BM_ENET_MAC1_RCR_CRC_FWD	0x00004000
#define BM_ENET_MAC1_RCR_PAUSE_FWD	0x00002000
#define BM_ENET_MAC1_RCR_PAD_EN	0x00001000
#define BM_ENET_MAC1_RCR_RMII_ECHO	0x00000800
#define BM_ENET_MAC1_RCR_RMII_LOOP	0x00000400
#define BM_ENET_MAC1_RCR_RMII_10T	0x00000200
#define BM_ENET_MAC1_RCR_RMII_MODE	0x00000100
#define BM_ENET_MAC1_RCR_SGMII_ENA	0x00000080
#define BM_ENET_MAC1_RCR_RGMII_ENA	0x00000040
#define BM_ENET_MAC1_RCR_FCE	0x00000020
#define BM_ENET_MAC1_RCR_BC_REJ	0x00000010
#define BM_ENET_MAC1_RCR_PROM	0x00000008
#define BM_ENET_MAC1_RCR_MII_MODE	0x00000004
#define BM_ENET_MAC1_RCR_DRT	0x00000002
#define BM_ENET_MAC1_RCR_LOOP	0x00000001

#define HW_ENET_MAC1_TCR	(0x000040c0)

#define BP_ENET_MAC1_TCR_RSRVD0	10
#define BM_ENET_MAC1_TCR_RSRVD0	0xFFFFFC00
#define BF_ENET_MAC1_TCR_RSRVD0(v) \
		(((v) << 10) & BM_ENET_MAC1_TCR_RSRVD0)
#define BM_ENET_MAC1_TCR_TX_CRC_FWD	0x00000200
#define BM_ENET_MAC1_TCR_TX_ADDR_INS	0x00000100
#define BP_ENET_MAC1_TCR_TX_ADDR_SEL	5
#define BM_ENET_MAC1_TCR_TX_ADDR_SEL	0x000000E0
#define BF_ENET_MAC1_TCR_TX_ADDR_SEL(v)  \
		(((v) << 5) & BM_ENET_MAC1_TCR_TX_ADDR_SEL)
#define BM_ENET_MAC1_TCR_RFC_PAUSE	0x00000010
#define BM_ENET_MAC1_TCR_TFC_PAUSE	0x00000008
#define BM_ENET_MAC1_TCR_FEDN	0x00000004
#define BM_ENET_MAC1_TCR_HBC	0x00000002
#define BM_ENET_MAC1_TCR_GTS	0x00000001

#define HW_ENET_MAC1_PALR	(0x000040e0)

#define BP_ENET_MAC1_PALR_PADDR1	0
#define BM_ENET_MAC1_PALR_PADDR1	0xFFFFFFFF
#define BF_ENET_MAC1_PALR_PADDR1(v)	(v)

#define HW_ENET_MAC1_PAUR	(0x000040e4)

#define BP_ENET_MAC1_PAUR_PADDR2	16
#define BM_ENET_MAC1_PAUR_PADDR2	0xFFFF0000
#define BF_ENET_MAC1_PAUR_PADDR2(v) \
		(((v) << 16) & BM_ENET_MAC1_PAUR_PADDR2)
#define BP_ENET_MAC1_PAUR_TYPE	0
#define BM_ENET_MAC1_PAUR_TYPE	0x0000FFFF
#define BF_ENET_MAC1_PAUR_TYPE(v)  \
		(((v) << 0) & BM_ENET_MAC1_PAUR_TYPE)

#define HW_ENET_MAC1_OPD	(0x000040e8)

#define BP_ENET_MAC1_OPD_OPCODE	16
#define BM_ENET_MAC1_OPD_OPCODE	0xFFFF0000
#define BF_ENET_MAC1_OPD_OPCODE(v) \
		(((v) << 16) & BM_ENET_MAC1_OPD_OPCODE)
#define BP_ENET_MAC1_OPD_PAUSE_DUR	0
#define BM_ENET_MAC1_OPD_PAUSE_DUR	0x0000FFFF
#define BF_ENET_MAC1_OPD_PAUSE_DUR(v)  \
		(((v) << 0) & BM_ENET_MAC1_OPD_PAUSE_DUR)

#define HW_ENET_MAC1_IAUR	(0x00004114)

#define BP_ENET_MAC1_IAUR_IADDR1	0
#define BM_ENET_MAC1_IAUR_IADDR1	0xFFFFFFFF
#define BF_ENET_MAC1_IAUR_IADDR1(v)	(v)

#define HW_ENET_MAC1_IALR	(0x00004118)

#define BP_ENET_MAC1_IALR_IADDR2	0
#define BM_ENET_MAC1_IALR_IADDR2	0xFFFFFFFF
#define BF_ENET_MAC1_IALR_IADDR2(v)	(v)

#define HW_ENET_MAC1_GAUR	(0x0000411c)

#define BP_ENET_MAC1_GAUR_GADDR1	0
#define BM_ENET_MAC1_GAUR_GADDR1	0xFFFFFFFF
#define BF_ENET_MAC1_GAUR_GADDR1(v)	(v)

#define HW_ENET_MAC1_GALR	(0x00004120)

#define BP_ENET_MAC1_GALR_GADDR2	0
#define BM_ENET_MAC1_GALR_GADDR2	0xFFFFFFFF
#define BF_ENET_MAC1_GALR_GADDR2(v)	(v)

#define HW_ENET_MAC1_TFW_SFCR	(0x00004140)

#define BP_ENET_MAC1_TFW_SFCR_RSRVD0	9
#define BM_ENET_MAC1_TFW_SFCR_RSRVD0	0xFFFFFE00
#define BF_ENET_MAC1_TFW_SFCR_RSRVD0(v) \
		(((v) << 9) & BM_ENET_MAC1_TFW_SFCR_RSRVD0)
#define BM_ENET_MAC1_TFW_SFCR_STR_FWD	0x00000100
#define BP_ENET_MAC1_TFW_SFCR_RSRVD1	6
#define BM_ENET_MAC1_TFW_SFCR_RSRVD1	0x000000C0
#define BF_ENET_MAC1_TFW_SFCR_RSRVD1(v)  \
		(((v) << 6) & BM_ENET_MAC1_TFW_SFCR_RSRVD1)
#define BP_ENET_MAC1_TFW_SFCR_TFWR	0
#define BM_ENET_MAC1_TFW_SFCR_TFWR	0x0000003F
#define BF_ENET_MAC1_TFW_SFCR_TFWR(v)  \
		(((v) << 0) & BM_ENET_MAC1_TFW_SFCR_TFWR)

#define HW_ENET_MAC1_FRBR	(0x00004148)

#define BP_ENET_MAC1_FRBR_RSRVD0	10
#define BM_ENET_MAC1_FRBR_RSRVD0	0xFFFFFC00
#define BF_ENET_MAC1_FRBR_RSRVD0(v) \
		(((v) << 10) & BM_ENET_MAC1_FRBR_RSRVD0)
#define BP_ENET_MAC1_FRBR_R_BOUND	2
#define BM_ENET_MAC1_FRBR_R_BOUND	0x000003FC
#define BF_ENET_MAC1_FRBR_R_BOUND(v)  \
		(((v) << 2) & BM_ENET_MAC1_FRBR_R_BOUND)
#define BP_ENET_MAC1_FRBR_RSRVD1	0
#define BM_ENET_MAC1_FRBR_RSRVD1	0x00000003
#define BF_ENET_MAC1_FRBR_RSRVD1(v)  \
		(((v) << 0) & BM_ENET_MAC1_FRBR_RSRVD1)

#define HW_ENET_MAC1_FRSR	(0x0000414c)

#define BP_ENET_MAC1_FRSR_RSRVD0	11
#define BM_ENET_MAC1_FRSR_RSRVD0	0xFFFFF800
#define BF_ENET_MAC1_FRSR_RSRVD0(v) \
		(((v) << 11) & BM_ENET_MAC1_FRSR_RSRVD0)
#define BM_ENET_MAC1_FRSR_RSRVD1	0x00000400
#define BP_ENET_MAC1_FRSR_R_FSTART	2
#define BM_ENET_MAC1_FRSR_R_FSTART	0x000003FC
#define BF_ENET_MAC1_FRSR_R_FSTART(v)  \
		(((v) << 2) & BM_ENET_MAC1_FRSR_R_FSTART)
#define BP_ENET_MAC1_FRSR_RSRVD2	0
#define BM_ENET_MAC1_FRSR_RSRVD2	0x00000003
#define BF_ENET_MAC1_FRSR_RSRVD2(v)  \
		(((v) << 0) & BM_ENET_MAC1_FRSR_RSRVD2)

#define HW_ENET_MAC1_ERDSR	(0x0000417c)

#define BP_ENET_MAC1_ERDSR_R_DES_START	2
#define BM_ENET_MAC1_ERDSR_R_DES_START	0xFFFFFFFC
#define BF_ENET_MAC1_ERDSR_R_DES_START(v) \
		(((v) << 2) & BM_ENET_MAC1_ERDSR_R_DES_START)
#define BP_ENET_MAC1_ERDSR_RSRVD0	0
#define BM_ENET_MAC1_ERDSR_RSRVD0	0x00000003
#define BF_ENET_MAC1_ERDSR_RSRVD0(v)  \
		(((v) << 0) & BM_ENET_MAC1_ERDSR_RSRVD0)

#define HW_ENET_MAC1_ETDSR	(0x00004180)

#define BP_ENET_MAC1_ETDSR_X_DES_START	2
#define BM_ENET_MAC1_ETDSR_X_DES_START	0xFFFFFFFC
#define BF_ENET_MAC1_ETDSR_X_DES_START(v) \
		(((v) << 2) & BM_ENET_MAC1_ETDSR_X_DES_START)
#define BP_ENET_MAC1_ETDSR_RSRVD0	0
#define BM_ENET_MAC1_ETDSR_RSRVD0	0x00000003
#define BF_ENET_MAC1_ETDSR_RSRVD0(v)  \
		(((v) << 0) & BM_ENET_MAC1_ETDSR_RSRVD0)

#define HW_ENET_MAC1_EMRBR	(0x00004184)

#define BP_ENET_MAC1_EMRBR_RSRVD0	11
#define BM_ENET_MAC1_EMRBR_RSRVD0	0xFFFFF800
#define BF_ENET_MAC1_EMRBR_RSRVD0(v) \
		(((v) << 11) & BM_ENET_MAC1_EMRBR_RSRVD0)
#define BP_ENET_MAC1_EMRBR_R_BUF_SIZE	4
#define BM_ENET_MAC1_EMRBR_R_BUF_SIZE	0x000007F0
#define BF_ENET_MAC1_EMRBR_R_BUF_SIZE(v)  \
		(((v) << 4) & BM_ENET_MAC1_EMRBR_R_BUF_SIZE)
#define BP_ENET_MAC1_EMRBR_RSRVD1	0
#define BM_ENET_MAC1_EMRBR_RSRVD1	0x0000000F
#define BF_ENET_MAC1_EMRBR_RSRVD1(v)  \
		(((v) << 0) & BM_ENET_MAC1_EMRBR_RSRVD1)

#define HW_ENET_MAC1_RX_SECTION_FULL	(0x0000418c)

#define BP_ENET_MAC1_RX_SECTION_FULL_RSRVD0	8
#define BM_ENET_MAC1_RX_SECTION_FULL_RSRVD0	0xFFFFFF00
#define BF_ENET_MAC1_RX_SECTION_FULL_RSRVD0(v) \
		(((v) << 8) & BM_ENET_MAC1_RX_SECTION_FULL_RSRVD0)
#define BP_ENET_MAC1_RX_SECTION_FULL_RX_SECTION_FULL	0
#define BM_ENET_MAC1_RX_SECTION_FULL_RX_SECTION_FULL	0x000000FF
#define BF_ENET_MAC1_RX_SECTION_FULL_RX_SECTION_FULL(v)  \
		(((v) << 0) & BM_ENET_MAC1_RX_SECTION_FULL_RX_SECTION_FULL)

#define HW_ENET_MAC1_RX_SECTION_EMPTY	(0x00004190)

#define BP_ENET_MAC1_RX_SECTION_EMPTY_RSRVD0	8
#define BM_ENET_MAC1_RX_SECTION_EMPTY_RSRVD0	0xFFFFFF00
#define BF_ENET_MAC1_RX_SECTION_EMPTY_RSRVD0(v) \
		(((v) << 8) & BM_ENET_MAC1_RX_SECTION_EMPTY_RSRVD0)
#define BP_ENET_MAC1_RX_SECTION_EMPTY_RX_SECTION_EMPTY	0
#define BM_ENET_MAC1_RX_SECTION_EMPTY_RX_SECTION_EMPTY	0x000000FF
#define BF_ENET_MAC1_RX_SECTION_EMPTY_RX_SECTION_EMPTY(v)  \
		(((v) << 0) & BM_ENET_MAC1_RX_SECTION_EMPTY_RX_SECTION_EMPTY)

#define HW_ENET_MAC1_RX_ALMOST_EMPTY	(0x00004194)

#define BP_ENET_MAC1_RX_ALMOST_EMPTY_RSRVD0	8
#define BM_ENET_MAC1_RX_ALMOST_EMPTY_RSRVD0	0xFFFFFF00
#define BF_ENET_MAC1_RX_ALMOST_EMPTY_RSRVD0(v) \
		(((v) << 8) & BM_ENET_MAC1_RX_ALMOST_EMPTY_RSRVD0)
#define BP_ENET_MAC1_RX_ALMOST_EMPTY_RX_ALMOST_EMPTY	0
#define BM_ENET_MAC1_RX_ALMOST_EMPTY_RX_ALMOST_EMPTY	0x000000FF
#define BF_ENET_MAC1_RX_ALMOST_EMPTY_RX_ALMOST_EMPTY(v)  \
		(((v) << 0) & BM_ENET_MAC1_RX_ALMOST_EMPTY_RX_ALMOST_EMPTY)

#define HW_ENET_MAC1_RX_ALMOST_FULL	(0x00004198)

#define BP_ENET_MAC1_RX_ALMOST_FULL_RSRVD0	8
#define BM_ENET_MAC1_RX_ALMOST_FULL_RSRVD0	0xFFFFFF00
#define BF_ENET_MAC1_RX_ALMOST_FULL_RSRVD0(v) \
		(((v) << 8) & BM_ENET_MAC1_RX_ALMOST_FULL_RSRVD0)
#define BP_ENET_MAC1_RX_ALMOST_FULL_RX_ALMOST_FULL	0
#define BM_ENET_MAC1_RX_ALMOST_FULL_RX_ALMOST_FULL	0x000000FF
#define BF_ENET_MAC1_RX_ALMOST_FULL_RX_ALMOST_FULL(v)  \
		(((v) << 0) & BM_ENET_MAC1_RX_ALMOST_FULL_RX_ALMOST_FULL)

#define HW_ENET_MAC1_TX_SECTION_EMPTY	(0x0000419c)

#define BP_ENET_MAC1_TX_SECTION_EMPTY_RSRVD0	8
#define BM_ENET_MAC1_TX_SECTION_EMPTY_RSRVD0	0xFFFFFF00
#define BF_ENET_MAC1_TX_SECTION_EMPTY_RSRVD0(v) \
		(((v) << 8) & BM_ENET_MAC1_TX_SECTION_EMPTY_RSRVD0)
#define BP_ENET_MAC1_TX_SECTION_EMPTY_TX_SECTION_EMPTY	0
#define BM_ENET_MAC1_TX_SECTION_EMPTY_TX_SECTION_EMPTY	0x000000FF
#define BF_ENET_MAC1_TX_SECTION_EMPTY_TX_SECTION_EMPTY(v)  \
		(((v) << 0) & BM_ENET_MAC1_TX_SECTION_EMPTY_TX_SECTION_EMPTY)

#define HW_ENET_MAC1_TX_ALMOST_EMPTY	(0x000041a0)

#define BP_ENET_MAC1_TX_ALMOST_EMPTY_RSRVD0	8
#define BM_ENET_MAC1_TX_ALMOST_EMPTY_RSRVD0	0xFFFFFF00
#define BF_ENET_MAC1_TX_ALMOST_EMPTY_RSRVD0(v) \
		(((v) << 8) & BM_ENET_MAC1_TX_ALMOST_EMPTY_RSRVD0)
#define BP_ENET_MAC1_TX_ALMOST_EMPTY_TX_ALMOST_EMPTY	0
#define BM_ENET_MAC1_TX_ALMOST_EMPTY_TX_ALMOST_EMPTY	0x000000FF
#define BF_ENET_MAC1_TX_ALMOST_EMPTY_TX_ALMOST_EMPTY(v)  \
		(((v) << 0) & BM_ENET_MAC1_TX_ALMOST_EMPTY_TX_ALMOST_EMPTY)

#define HW_ENET_MAC1_TX_ALMOST_FULL	(0x000041a4)

#define BP_ENET_MAC1_TX_ALMOST_FULL_RSRVD0	8
#define BM_ENET_MAC1_TX_ALMOST_FULL_RSRVD0	0xFFFFFF00
#define BF_ENET_MAC1_TX_ALMOST_FULL_RSRVD0(v) \
		(((v) << 8) & BM_ENET_MAC1_TX_ALMOST_FULL_RSRVD0)
#define BP_ENET_MAC1_TX_ALMOST_FULL_TX_ALMOST_FULL	0
#define BM_ENET_MAC1_TX_ALMOST_FULL_TX_ALMOST_FULL	0x000000FF
#define BF_ENET_MAC1_TX_ALMOST_FULL_TX_ALMOST_FULL(v)  \
		(((v) << 0) & BM_ENET_MAC1_TX_ALMOST_FULL_TX_ALMOST_FULL)

#define HW_ENET_MAC1_TX_IPG_LENGTH	(0x000041a8)

#define BP_ENET_MAC1_TX_IPG_LENGTH_RSRVD0	5
#define BM_ENET_MAC1_TX_IPG_LENGTH_RSRVD0	0xFFFFFFE0
#define BF_ENET_MAC1_TX_IPG_LENGTH_RSRVD0(v) \
		(((v) << 5) & BM_ENET_MAC1_TX_IPG_LENGTH_RSRVD0)
#define BP_ENET_MAC1_TX_IPG_LENGTH_TX_IPG_LENGTH	0
#define BM_ENET_MAC1_TX_IPG_LENGTH_TX_IPG_LENGTH	0x0000001F
#define BF_ENET_MAC1_TX_IPG_LENGTH_TX_IPG_LENGTH(v)  \
		(((v) << 0) & BM_ENET_MAC1_TX_IPG_LENGTH_TX_IPG_LENGTH)

#define HW_ENET_MAC1_TRUNC_FL	(0x000041ac)

#define BP_ENET_MAC1_TRUNC_FL_RSRVD0	14
#define BM_ENET_MAC1_TRUNC_FL_RSRVD0	0xFFFFC000
#define BF_ENET_MAC1_TRUNC_FL_RSRVD0(v) \
		(((v) << 14) & BM_ENET_MAC1_TRUNC_FL_RSRVD0)
#define BP_ENET_MAC1_TRUNC_FL_TRUNC_FL	0
#define BM_ENET_MAC1_TRUNC_FL_TRUNC_FL	0x00003FFF
#define BF_ENET_MAC1_TRUNC_FL_TRUNC_FL(v)  \
		(((v) << 0) & BM_ENET_MAC1_TRUNC_FL_TRUNC_FL)

#define HW_ENET_MAC1_IPACCTXCONF	(0x000041bc)

#define BP_ENET_MAC1_IPACCTXCONF_RSRVD0	5
#define BM_ENET_MAC1_IPACCTXCONF_RSRVD0	0xFFFFFFE0
#define BF_ENET_MAC1_IPACCTXCONF_RSRVD0(v) \
		(((v) << 5) & BM_ENET_MAC1_IPACCTXCONF_RSRVD0)
#define BM_ENET_MAC1_IPACCTXCONF_TX_PROTCHK_INS	0x00000010
#define BM_ENET_MAC1_IPACCTXCONF_TX_IPCHK_INS	0x00000008
#define BP_ENET_MAC1_IPACCTXCONF_RSRVD1	1
#define BM_ENET_MAC1_IPACCTXCONF_RSRVD1	0x00000006
#define BF_ENET_MAC1_IPACCTXCONF_RSRVD1(v)  \
		(((v) << 1) & BM_ENET_MAC1_IPACCTXCONF_RSRVD1)
#define BM_ENET_MAC1_IPACCTXCONF_SHIFT16	0x00000001

#define HW_ENET_MAC1_IPACCRXCONF	(0x000041c0)

#define BP_ENET_MAC1_IPACCRXCONF_RSRVD0	8
#define BM_ENET_MAC1_IPACCRXCONF_RSRVD0	0xFFFFFF00
#define BF_ENET_MAC1_IPACCRXCONF_RSRVD0(v) \
		(((v) << 8) & BM_ENET_MAC1_IPACCRXCONF_RSRVD0)
#define BM_ENET_MAC1_IPACCRXCONF_SHIFT16	0x00000080
#define BM_ENET_MAC1_IPACCRXCONF_RX_LINEERR_DISC	0x00000040
#define BP_ENET_MAC1_IPACCRXCONF_RSRVD1	3
#define BM_ENET_MAC1_IPACCRXCONF_RSRVD1	0x00000038
#define BF_ENET_MAC1_IPACCRXCONF_RSRVD1(v)  \
		(((v) << 3) & BM_ENET_MAC1_IPACCRXCONF_RSRVD1)
#define BM_ENET_MAC1_IPACCRXCONF_RX_PROTERR_DISCARD	0x00000004
#define BM_ENET_MAC1_IPACCRXCONF_RX_IPERR_DISCARD	0x00000002
#define BM_ENET_MAC1_IPACCRXCONF_RX_IP_PAD_REMOVE	0x00000001

#define HW_ENET_MAC1_RMON_T_DROP	(0x000041fc)

#define BP_ENET_MAC1_RMON_T_DROP_RMON_T_DROP	0
#define BM_ENET_MAC1_RMON_T_DROP_RMON_T_DROP	0xFFFFFFFF
#define BF_ENET_MAC1_RMON_T_DROP_RMON_T_DROP(v)	(v)

#define HW_ENET_MAC1_RMON_T_PACKETS	(0x00004200)

#define BP_ENET_MAC1_RMON_T_PACKETS_RMON_T_PACKETS	0
#define BM_ENET_MAC1_RMON_T_PACKETS_RMON_T_PACKETS	0xFFFFFFFF
#define BF_ENET_MAC1_RMON_T_PACKETS_RMON_T_PACKETS(v)	(v)

#define HW_ENET_MAC1_RMON_T_BC_PKT	(0x00004204)

#define BP_ENET_MAC1_RMON_T_BC_PKT_RMON_T_BC_PKT	0
#define BM_ENET_MAC1_RMON_T_BC_PKT_RMON_T_BC_PKT	0xFFFFFFFF
#define BF_ENET_MAC1_RMON_T_BC_PKT_RMON_T_BC_PKT(v)	(v)

#define HW_ENET_MAC1_RMON_T_MC_PKT	(0x00004208)

#define BP_ENET_MAC1_RMON_T_MC_PKT_RMON_T_MC_PKT	0
#define BM_ENET_MAC1_RMON_T_MC_PKT_RMON_T_MC_PKT	0xFFFFFFFF
#define BF_ENET_MAC1_RMON_T_MC_PKT_RMON_T_MC_PKT(v)	(v)

#define HW_ENET_MAC1_RMON_T_CRC_ALIGN	(0x0000420c)

#define BP_ENET_MAC1_RMON_T_CRC_ALIGN_RMON_T_CRC_ALIGN	0
#define BM_ENET_MAC1_RMON_T_CRC_ALIGN_RMON_T_CRC_ALIGN	0xFFFFFFFF
#define BF_ENET_MAC1_RMON_T_CRC_ALIGN_RMON_T_CRC_ALIGN(v)	(v)

#define HW_ENET_MAC1_RMON_T_UNDERSIZE	(0x00004210)

#define BP_ENET_MAC1_RMON_T_UNDERSIZE_RMON_T_UNDERSIZE	0
#define BM_ENET_MAC1_RMON_T_UNDERSIZE_RMON_T_UNDERSIZE	0xFFFFFFFF
#define BF_ENET_MAC1_RMON_T_UNDERSIZE_RMON_T_UNDERSIZE(v)	(v)

#define HW_ENET_MAC1_RMON_T_OVERSIZE	(0x00004214)

#define BP_ENET_MAC1_RMON_T_OVERSIZE_RMON_T_OVERSIZE	0
#define BM_ENET_MAC1_RMON_T_OVERSIZE_RMON_T_OVERSIZE	0xFFFFFFFF
#define BF_ENET_MAC1_RMON_T_OVERSIZE_RMON_T_OVERSIZE(v)	(v)

#define HW_ENET_MAC1_RMON_T_FRAG	(0x00004218)

#define BP_ENET_MAC1_RMON_T_FRAG_RMON_T_FRAG	0
#define BM_ENET_MAC1_RMON_T_FRAG_RMON_T_FRAG	0xFFFFFFFF
#define BF_ENET_MAC1_RMON_T_FRAG_RMON_T_FRAG(v)	(v)

#define HW_ENET_MAC1_RMON_T_JAB	(0x0000421c)

#define BP_ENET_MAC1_RMON_T_JAB_RMON_T_JAB	0
#define BM_ENET_MAC1_RMON_T_JAB_RMON_T_JAB	0xFFFFFFFF
#define BF_ENET_MAC1_RMON_T_JAB_RMON_T_JAB(v)	(v)

#define HW_ENET_MAC1_RMON_T_COL	(0x00004220)

#define BP_ENET_MAC1_RMON_T_COL_RMON_T_COL	0
#define BM_ENET_MAC1_RMON_T_COL_RMON_T_COL	0xFFFFFFFF
#define BF_ENET_MAC1_RMON_T_COL_RMON_T_COL(v)	(v)

#define HW_ENET_MAC1_RMON_T_P64	(0x00004224)

#define BP_ENET_MAC1_RMON_T_P64_RMON_T_P64	0
#define BM_ENET_MAC1_RMON_T_P64_RMON_T_P64	0xFFFFFFFF
#define BF_ENET_MAC1_RMON_T_P64_RMON_T_P64(v)	(v)

#define HW_ENET_MAC1_RMON_T_P65TO127N	(0x00004228)

#define BP_ENET_MAC1_RMON_T_P65TO127N_RMON_T_P65TO127N	0
#define BM_ENET_MAC1_RMON_T_P65TO127N_RMON_T_P65TO127N	0xFFFFFFFF
#define BF_ENET_MAC1_RMON_T_P65TO127N_RMON_T_P65TO127N(v)	(v)

#define HW_ENET_MAC1_RMON_T_P128TO255N	(0x0000422c)

#define BP_ENET_MAC1_RMON_T_P128TO255N_RMON_T_P128TO255N	0
#define BM_ENET_MAC1_RMON_T_P128TO255N_RMON_T_P128TO255N	0xFFFFFFFF
#define BF_ENET_MAC1_RMON_T_P128TO255N_RMON_T_P128TO255N(v)	(v)

#define HW_ENET_MAC1_RMON_T_P256TO511	(0x00004230)

#define BP_ENET_MAC1_RMON_T_P256TO511_RMON_T_P256TO511	0
#define BM_ENET_MAC1_RMON_T_P256TO511_RMON_T_P256TO511	0xFFFFFFFF
#define BF_ENET_MAC1_RMON_T_P256TO511_RMON_T_P256TO511(v)	(v)

#define HW_ENET_MAC1_RMON_T_P512TO1023	(0x00004234)

#define BP_ENET_MAC1_RMON_T_P512TO1023_RMON_T_P512TO1023	0
#define BM_ENET_MAC1_RMON_T_P512TO1023_RMON_T_P512TO1023	0xFFFFFFFF
#define BF_ENET_MAC1_RMON_T_P512TO1023_RMON_T_P512TO1023(v)	(v)

#define HW_ENET_MAC1_RMON_T_P1024TO2047	(0x00004238)

#define BP_ENET_MAC1_RMON_T_P1024TO2047_RMON_T_P1024TO2047	0
#define BM_ENET_MAC1_RMON_T_P1024TO2047_RMON_T_P1024TO2047	0xFFFFFFFF
#define BF_ENET_MAC1_RMON_T_P1024TO2047_RMON_T_P1024TO2047(v)	(v)

#define HW_ENET_MAC1_RMON_T_P_GTE2048	(0x0000423c)

#define BP_ENET_MAC1_RMON_T_P_GTE2048_RMON_T_P_GTE2048	0
#define BM_ENET_MAC1_RMON_T_P_GTE2048_RMON_T_P_GTE2048	0xFFFFFFFF
#define BF_ENET_MAC1_RMON_T_P_GTE2048_RMON_T_P_GTE2048(v)	(v)

#define HW_ENET_MAC1_RMON_T_OCTETS	(0x00004240)

#define BP_ENET_MAC1_RMON_T_OCTETS_RMON_T_OCTETS	0
#define BM_ENET_MAC1_RMON_T_OCTETS_RMON_T_OCTETS	0xFFFFFFFF
#define BF_ENET_MAC1_RMON_T_OCTETS_RMON_T_OCTETS(v)	(v)

#define HW_ENET_MAC1_IEEE_T_DROP	(0x00004244)

#define BP_ENET_MAC1_IEEE_T_DROP_IEEE_T_DROP	0
#define BM_ENET_MAC1_IEEE_T_DROP_IEEE_T_DROP	0xFFFFFFFF
#define BF_ENET_MAC1_IEEE_T_DROP_IEEE_T_DROP(v)	(v)

#define HW_ENET_MAC1_IEEE_T_FRAME_OK	(0x00004248)

#define BP_ENET_MAC1_IEEE_T_FRAME_OK_IEEE_T_FRAME_OK	0
#define BM_ENET_MAC1_IEEE_T_FRAME_OK_IEEE_T_FRAME_OK	0xFFFFFFFF
#define BF_ENET_MAC1_IEEE_T_FRAME_OK_IEEE_T_FRAME_OK(v)	(v)

#define HW_ENET_MAC1_IEEE_T_1COL	(0x0000424c)

#define BP_ENET_MAC1_IEEE_T_1COL_IEEE_T_1COL	0
#define BM_ENET_MAC1_IEEE_T_1COL_IEEE_T_1COL	0xFFFFFFFF
#define BF_ENET_MAC1_IEEE_T_1COL_IEEE_T_1COL(v)	(v)

#define HW_ENET_MAC1_IEEE_T_MCOL	(0x00004250)

#define BP_ENET_MAC1_IEEE_T_MCOL_IEEE_T_MCOL	0
#define BM_ENET_MAC1_IEEE_T_MCOL_IEEE_T_MCOL	0xFFFFFFFF
#define BF_ENET_MAC1_IEEE_T_MCOL_IEEE_T_MCOL(v)	(v)

#define HW_ENET_MAC1_IEEE_T_DEF	(0x00004254)

#define BP_ENET_MAC1_IEEE_T_DEF_IEEE_T_DEF	0
#define BM_ENET_MAC1_IEEE_T_DEF_IEEE_T_DEF	0xFFFFFFFF
#define BF_ENET_MAC1_IEEE_T_DEF_IEEE_T_DEF(v)	(v)

#define HW_ENET_MAC1_IEEE_T_LCOL	(0x00004258)

#define BP_ENET_MAC1_IEEE_T_LCOL_IEEE_T_LCOL	0
#define BM_ENET_MAC1_IEEE_T_LCOL_IEEE_T_LCOL	0xFFFFFFFF
#define BF_ENET_MAC1_IEEE_T_LCOL_IEEE_T_LCOL(v)	(v)

#define HW_ENET_MAC1_IEEE_T_EXCOL	(0x0000425c)

#define BP_ENET_MAC1_IEEE_T_EXCOL_IEEE_T_EXCOL	0
#define BM_ENET_MAC1_IEEE_T_EXCOL_IEEE_T_EXCOL	0xFFFFFFFF
#define BF_ENET_MAC1_IEEE_T_EXCOL_IEEE_T_EXCOL(v)	(v)

#define HW_ENET_MAC1_IEEE_T_MACERR	(0x00004260)

#define BP_ENET_MAC1_IEEE_T_MACERR_IEEE_T_MACERR	0
#define BM_ENET_MAC1_IEEE_T_MACERR_IEEE_T_MACERR	0xFFFFFFFF
#define BF_ENET_MAC1_IEEE_T_MACERR_IEEE_T_MACERR(v)	(v)

#define HW_ENET_MAC1_IEEE_T_CSERR	(0x00004264)

#define BP_ENET_MAC1_IEEE_T_CSERR_IEEE_T_CSERR	0
#define BM_ENET_MAC1_IEEE_T_CSERR_IEEE_T_CSERR	0xFFFFFFFF
#define BF_ENET_MAC1_IEEE_T_CSERR_IEEE_T_CSERR(v)	(v)

#define HW_ENET_MAC1_IEEE_T_SQE	(0x00004268)

#define BP_ENET_MAC1_IEEE_T_SQE_IEEE_T_SQE	0
#define BM_ENET_MAC1_IEEE_T_SQE_IEEE_T_SQE	0xFFFFFFFF
#define BF_ENET_MAC1_IEEE_T_SQE_IEEE_T_SQE(v)	(v)

#define HW_ENET_MAC1_IEEE_T_FDXFC	(0x0000426c)

#define BP_ENET_MAC1_IEEE_T_FDXFC_IEEE_T_FDXFC	0
#define BM_ENET_MAC1_IEEE_T_FDXFC_IEEE_T_FDXFC	0xFFFFFFFF
#define BF_ENET_MAC1_IEEE_T_FDXFC_IEEE_T_FDXFC(v)	(v)

#define HW_ENET_MAC1_IEEE_T_OCTETS_OK	(0x00004270)

#define BP_ENET_MAC1_IEEE_T_OCTETS_OK_IEEE_T_OCTETS_OK	0
#define BM_ENET_MAC1_IEEE_T_OCTETS_OK_IEEE_T_OCTETS_OK	0xFFFFFFFF
#define BF_ENET_MAC1_IEEE_T_OCTETS_OK_IEEE_T_OCTETS_OK(v)	(v)

#define HW_ENET_MAC1_RMON_R_PACKETS	(0x00004280)

#define BP_ENET_MAC1_RMON_R_PACKETS_RMON_R_PACKETS	0
#define BM_ENET_MAC1_RMON_R_PACKETS_RMON_R_PACKETS	0xFFFFFFFF
#define BF_ENET_MAC1_RMON_R_PACKETS_RMON_R_PACKETS(v)	(v)

#define HW_ENET_MAC1_RMON_R_BC_PKT	(0x00004284)

#define BP_ENET_MAC1_RMON_R_BC_PKT_RMON_R_BC_PKT	0
#define BM_ENET_MAC1_RMON_R_BC_PKT_RMON_R_BC_PKT	0xFFFFFFFF
#define BF_ENET_MAC1_RMON_R_BC_PKT_RMON_R_BC_PKT(v)	(v)

#define HW_ENET_MAC1_RMON_R_MC_PKT	(0x00004288)

#define BP_ENET_MAC1_RMON_R_MC_PKT_RMON_R_MC_PKT	0
#define BM_ENET_MAC1_RMON_R_MC_PKT_RMON_R_MC_PKT	0xFFFFFFFF
#define BF_ENET_MAC1_RMON_R_MC_PKT_RMON_R_MC_PKT(v)	(v)

#define HW_ENET_MAC1_RMON_R_CRC_ALIGN	(0x0000428c)

#define BP_ENET_MAC1_RMON_R_CRC_ALIGN_RMON_R_CRC_ALIGN	0
#define BM_ENET_MAC1_RMON_R_CRC_ALIGN_RMON_R_CRC_ALIGN	0xFFFFFFFF
#define BF_ENET_MAC1_RMON_R_CRC_ALIGN_RMON_R_CRC_ALIGN(v)	(v)

#define HW_ENET_MAC1_RMON_R_UNDERSIZE	(0x00004290)

#define BP_ENET_MAC1_RMON_R_UNDERSIZE_RMON_R_UNDERSIZE	0
#define BM_ENET_MAC1_RMON_R_UNDERSIZE_RMON_R_UNDERSIZE	0xFFFFFFFF
#define BF_ENET_MAC1_RMON_R_UNDERSIZE_RMON_R_UNDERSIZE(v)	(v)

#define HW_ENET_MAC1_RMON_R_OVERSIZE	(0x00004294)

#define BP_ENET_MAC1_RMON_R_OVERSIZE_RMON_R_OVERSIZE	0
#define BM_ENET_MAC1_RMON_R_OVERSIZE_RMON_R_OVERSIZE	0xFFFFFFFF
#define BF_ENET_MAC1_RMON_R_OVERSIZE_RMON_R_OVERSIZE(v)	(v)

#define HW_ENET_MAC1_RMON_R_FRAG	(0x00004298)

#define BP_ENET_MAC1_RMON_R_FRAG_RMON_R_FRAG	0
#define BM_ENET_MAC1_RMON_R_FRAG_RMON_R_FRAG	0xFFFFFFFF
#define BF_ENET_MAC1_RMON_R_FRAG_RMON_R_FRAG(v)	(v)

#define HW_ENET_MAC1_RMON_R_JAB	(0x0000429c)

#define BP_ENET_MAC1_RMON_R_JAB_RMON_R_JAB	0
#define BM_ENET_MAC1_RMON_R_JAB_RMON_R_JAB	0xFFFFFFFF
#define BF_ENET_MAC1_RMON_R_JAB_RMON_R_JAB(v)	(v)

#define HW_ENET_MAC1_RMON_R_P64	(0x000042a4)

#define BP_ENET_MAC1_RMON_R_P64_RMON_R_P64	0
#define BM_ENET_MAC1_RMON_R_P64_RMON_R_P64	0xFFFFFFFF
#define BF_ENET_MAC1_RMON_R_P64_RMON_R_P64(v)	(v)

#define HW_ENET_MAC1_RMON_R_P65TO127	(0x000042a8)

#define BP_ENET_MAC1_RMON_R_P65TO127_RMON_R_P65TO127	0
#define BM_ENET_MAC1_RMON_R_P65TO127_RMON_R_P65TO127	0xFFFFFFFF
#define BF_ENET_MAC1_RMON_R_P65TO127_RMON_R_P65TO127(v)	(v)

#define HW_ENET_MAC1_RMON_R_P128TO255	(0x000042ac)

#define BP_ENET_MAC1_RMON_R_P128TO255_RMON_R_P128TO255	0
#define BM_ENET_MAC1_RMON_R_P128TO255_RMON_R_P128TO255	0xFFFFFFFF
#define BF_ENET_MAC1_RMON_R_P128TO255_RMON_R_P128TO255(v)	(v)

#define HW_ENET_MAC1_RMON_R_P256TO511	(0x000042b0)

#define BP_ENET_MAC1_RMON_R_P256TO511_RMON_R_P256TO511	0
#define BM_ENET_MAC1_RMON_R_P256TO511_RMON_R_P256TO511	0xFFFFFFFF
#define BF_ENET_MAC1_RMON_R_P256TO511_RMON_R_P256TO511(v)	(v)

#define HW_ENET_MAC1_RMON_R_P512TO1023	(0x000042b4)

#define BP_ENET_MAC1_RMON_R_P512TO1023_RMON_R_P512TO1023	0
#define BM_ENET_MAC1_RMON_R_P512TO1023_RMON_R_P512TO1023	0xFFFFFFFF
#define BF_ENET_MAC1_RMON_R_P512TO1023_RMON_R_P512TO1023(v)	(v)

#define HW_ENET_MAC1_RMON_R_P1024TO2047	(0x000042b8)

#define BP_ENET_MAC1_RMON_R_P1024TO2047_RMON_R_P1024TO2047	0
#define BM_ENET_MAC1_RMON_R_P1024TO2047_RMON_R_P1024TO2047	0xFFFFFFFF
#define BF_ENET_MAC1_RMON_R_P1024TO2047_RMON_R_P1024TO2047(v)	(v)

#define HW_ENET_MAC1_RMON_R_P_GTE2048	(0x000042bc)

#define BP_ENET_MAC1_RMON_R_P_GTE2048_RMON_R_P_GTE2048	0
#define BM_ENET_MAC1_RMON_R_P_GTE2048_RMON_R_P_GTE2048	0xFFFFFFFF
#define BF_ENET_MAC1_RMON_R_P_GTE2048_RMON_R_P_GTE2048(v)	(v)

#define HW_ENET_MAC1_RMON_R_OCTETS	(0x000042c0)

#define BP_ENET_MAC1_RMON_R_OCTETS_RMON_R_OCTETS	0
#define BM_ENET_MAC1_RMON_R_OCTETS_RMON_R_OCTETS	0xFFFFFFFF
#define BF_ENET_MAC1_RMON_R_OCTETS_RMON_R_OCTETS(v)	(v)

#define HW_ENET_MAC1_IEEE_R_DROP	(0x000042c4)

#define BP_ENET_MAC1_IEEE_R_DROP_IEEE_R_DROP	0
#define BM_ENET_MAC1_IEEE_R_DROP_IEEE_R_DROP	0xFFFFFFFF
#define BF_ENET_MAC1_IEEE_R_DROP_IEEE_R_DROP(v)	(v)

#define HW_ENET_MAC1_IEEE_R_FRAME_OK	(0x000042c8)

#define BP_ENET_MAC1_IEEE_R_FRAME_OK_IEEE_R_FRAME_OK	0
#define BM_ENET_MAC1_IEEE_R_FRAME_OK_IEEE_R_FRAME_OK	0xFFFFFFFF
#define BF_ENET_MAC1_IEEE_R_FRAME_OK_IEEE_R_FRAME_OK(v)	(v)

#define HW_ENET_MAC1_IEEE_R_CRC	(0x000042cc)

#define BP_ENET_MAC1_IEEE_R_CRC_IEEE_R_CRC	0
#define BM_ENET_MAC1_IEEE_R_CRC_IEEE_R_CRC	0xFFFFFFFF
#define BF_ENET_MAC1_IEEE_R_CRC_IEEE_R_CRC(v)	(v)

#define HW_ENET_MAC1_IEEE_R_ALIGN	(0x000042d0)

#define BP_ENET_MAC1_IEEE_R_ALIGN_IEEE_R_ALIGN	0
#define BM_ENET_MAC1_IEEE_R_ALIGN_IEEE_R_ALIGN	0xFFFFFFFF
#define BF_ENET_MAC1_IEEE_R_ALIGN_IEEE_R_ALIGN(v)	(v)

#define HW_ENET_MAC1_IEEE_R_MACERR	(0x000042d4)

#define BP_ENET_MAC1_IEEE_R_MACERR_IEEE_R_MACERR	0
#define BM_ENET_MAC1_IEEE_R_MACERR_IEEE_R_MACERR	0xFFFFFFFF
#define BF_ENET_MAC1_IEEE_R_MACERR_IEEE_R_MACERR(v)	(v)

#define HW_ENET_MAC1_IEEE_R_FDXFC	(0x000042d8)

#define BP_ENET_MAC1_IEEE_R_FDXFC_IEEE_R_FDXFC	0
#define BM_ENET_MAC1_IEEE_R_FDXFC_IEEE_R_FDXFC	0xFFFFFFFF
#define BF_ENET_MAC1_IEEE_R_FDXFC_IEEE_R_FDXFC(v)	(v)

#define HW_ENET_MAC1_IEEE_R_OCTETS_OK	(0x000042dc)

#define BP_ENET_MAC1_IEEE_R_OCTETS_OK_IEEE_R_OCTETS_OK	0
#define BM_ENET_MAC1_IEEE_R_OCTETS_OK_IEEE_R_OCTETS_OK	0xFFFFFFFF
#define BF_ENET_MAC1_IEEE_R_OCTETS_OK_IEEE_R_OCTETS_OK(v)	(v)

#define HW_ENET_MAC1_ATIME_CTRL	(0x000043fc)

#define BP_ENET_MAC1_ATIME_CTRL_RSRVD0	14
#define BM_ENET_MAC1_ATIME_CTRL_RSRVD0	0xFFFFC000
#define BF_ENET_MAC1_ATIME_CTRL_RSRVD0(v) \
		(((v) << 14) & BM_ENET_MAC1_ATIME_CTRL_RSRVD0)
#define BM_ENET_MAC1_ATIME_CTRL_FRC_SLAVE	0x00002000
#define BM_ENET_MAC1_ATIME_CTRL_RSRVD1	0x00001000
#define BM_ENET_MAC1_ATIME_CTRL_CAPTURE	0x00000800
#define BM_ENET_MAC1_ATIME_CTRL_RSRVD2	0x00000400
#define BM_ENET_MAC1_ATIME_CTRL_RESTART	0x00000200
#define BM_ENET_MAC1_ATIME_CTRL_RSRVD3	0x00000100
#define BM_ENET_MAC1_ATIME_CTRL_PIN_PERIOD_ENA	0x00000080
#define BM_ENET_MAC1_ATIME_CTRL_RSRVD4	0x00000040
#define BM_ENET_MAC1_ATIME_CTRL_EVT_PERIOD_RST	0x00000020
#define BM_ENET_MAC1_ATIME_CTRL_EVT_PERIOD_ENA	0x00000010
#define BM_ENET_MAC1_ATIME_CTRL_EVT_OFFSET_RST	0x00000008
#define BM_ENET_MAC1_ATIME_CTRL_EVT_OFFSET_ENA	0x00000004
#define BM_ENET_MAC1_ATIME_CTRL_ONE_SHOT	0x00000002
#define BM_ENET_MAC1_ATIME_CTRL_ENABLE	0x00000001

#define HW_ENET_MAC1_ATIME	(0x00004400)

#define BP_ENET_MAC1_ATIME_ATIME	0
#define BM_ENET_MAC1_ATIME_ATIME	0xFFFFFFFF
#define BF_ENET_MAC1_ATIME_ATIME(v)	(v)

#define HW_ENET_MAC1_ATIME_EVT_OFFSET	(0x00004404)

#define BP_ENET_MAC1_ATIME_EVT_OFFSET_ATIME_EVT_OFFSET	0
#define BM_ENET_MAC1_ATIME_EVT_OFFSET_ATIME_EVT_OFFSET	0xFFFFFFFF
#define BF_ENET_MAC1_ATIME_EVT_OFFSET_ATIME_EVT_OFFSET(v)	(v)

#define HW_ENET_MAC1_ATIME_EVT_PERIOD	(0x00004408)

#define BP_ENET_MAC1_ATIME_EVT_PERIOD_ATIME_EVT_PERIOD	0
#define BM_ENET_MAC1_ATIME_EVT_PERIOD_ATIME_EVT_PERIOD	0xFFFFFFFF
#define BF_ENET_MAC1_ATIME_EVT_PERIOD_ATIME_EVT_PERIOD(v)	(v)

#define HW_ENET_MAC1_ATIME_CORR	(0x0000440c)

#define BM_ENET_MAC1_ATIME_CORR_RSRVD0	0x80000000
#define BP_ENET_MAC1_ATIME_CORR_ATIME_CORR	0
#define BM_ENET_MAC1_ATIME_CORR_ATIME_CORR	0x7FFFFFFF
#define BF_ENET_MAC1_ATIME_CORR_ATIME_CORR(v)  \
		(((v) << 0) & BM_ENET_MAC1_ATIME_CORR_ATIME_CORR)

#define HW_ENET_MAC1_ATIME_INC	(0x00004410)

#define BP_ENET_MAC1_ATIME_INC_RSRVD0	15
#define BM_ENET_MAC1_ATIME_INC_RSRVD0	0xFFFF8000
#define BF_ENET_MAC1_ATIME_INC_RSRVD0(v) \
		(((v) << 15) & BM_ENET_MAC1_ATIME_INC_RSRVD0)
#define BP_ENET_MAC1_ATIME_INC_ATIME_INC_CORR	8
#define BM_ENET_MAC1_ATIME_INC_ATIME_INC_CORR	0x00007F00
#define BF_ENET_MAC1_ATIME_INC_ATIME_INC_CORR(v)  \
		(((v) << 8) & BM_ENET_MAC1_ATIME_INC_ATIME_INC_CORR)
#define BM_ENET_MAC1_ATIME_INC_RSRVD1	0x00000080
#define BP_ENET_MAC1_ATIME_INC_ATIME_INC	0
#define BM_ENET_MAC1_ATIME_INC_ATIME_INC	0x0000007F
#define BF_ENET_MAC1_ATIME_INC_ATIME_INC(v)  \
		(((v) << 0) & BM_ENET_MAC1_ATIME_INC_ATIME_INC)

#define HW_ENET_MAC1_TS_TIMESTAMP	(0x00004414)

#define BP_ENET_MAC1_TS_TIMESTAMP_TS_TIMESTAMP	0
#define BM_ENET_MAC1_TS_TIMESTAMP_TS_TIMESTAMP	0xFFFFFFFF
#define BF_ENET_MAC1_TS_TIMESTAMP_TS_TIMESTAMP(v)	(v)

#define HW_ENET_MAC1_SMAC_0_0	(0x000044fc)

#define BP_ENET_MAC1_SMAC_0_0_SMAC_0_0	0
#define BM_ENET_MAC1_SMAC_0_0_SMAC_0_0	0xFFFFFFFF
#define BF_ENET_MAC1_SMAC_0_0_SMAC_0_0(v)	(v)

#define HW_ENET_MAC1_SMAC_0_1	(0x00004500)

#define BP_ENET_MAC1_SMAC_0_1_SMAC_0_1	0
#define BM_ENET_MAC1_SMAC_0_1_SMAC_0_1	0xFFFFFFFF
#define BF_ENET_MAC1_SMAC_0_1_SMAC_0_1(v)	(v)

#define HW_ENET_MAC1_SMAC_1_0	(0x00004504)

#define BP_ENET_MAC1_SMAC_1_0_SMAC_1_0	0
#define BM_ENET_MAC1_SMAC_1_0_SMAC_1_0	0xFFFFFFFF
#define BF_ENET_MAC1_SMAC_1_0_SMAC_1_0(v)	(v)

#define HW_ENET_MAC1_SMAC_1_1	(0x00004508)

#define BP_ENET_MAC1_SMAC_1_1_SMAC_1_1	0
#define BM_ENET_MAC1_SMAC_1_1_SMAC_1_1	0xFFFFFFFF
#define BF_ENET_MAC1_SMAC_1_1_SMAC_1_1(v)	(v)

#define HW_ENET_MAC1_SMAC_2_0	(0x0000450c)

#define BP_ENET_MAC1_SMAC_2_0_SMAC_2_0	0
#define BM_ENET_MAC1_SMAC_2_0_SMAC_2_0	0xFFFFFFFF
#define BF_ENET_MAC1_SMAC_2_0_SMAC_2_0(v)	(v)

#define HW_ENET_MAC1_SMAC_2_1	(0x00004510)

#define BP_ENET_MAC1_SMAC_2_1_SMAC_2_1	0
#define BM_ENET_MAC1_SMAC_2_1_SMAC_2_1	0xFFFFFFFF
#define BF_ENET_MAC1_SMAC_2_1_SMAC_2_1(v)	(v)

#define HW_ENET_MAC1_SMAC_3_0	(0x00004514)

#define BP_ENET_MAC1_SMAC_3_0_SMAC_3_0	0
#define BM_ENET_MAC1_SMAC_3_0_SMAC_3_0	0xFFFFFFFF
#define BF_ENET_MAC1_SMAC_3_0_SMAC_3_0(v)	(v)

#define HW_ENET_MAC1_SMAC_3_1	(0x00004518)

#define BP_ENET_MAC1_SMAC_3_1_SMAC_3_1	0
#define BM_ENET_MAC1_SMAC_3_1_SMAC_3_1	0xFFFFFFFF
#define BF_ENET_MAC1_SMAC_3_1_SMAC_3_1(v)	(v)

#define HW_ENET_MAC1_COMP_REG_0	(0x000045fc)

#define BP_ENET_MAC1_COMP_REG_0_COMP_REG_0	0
#define BM_ENET_MAC1_COMP_REG_0_COMP_REG_0	0xFFFFFFFF
#define BF_ENET_MAC1_COMP_REG_0_COMP_REG_0(v)	(v)

#define HW_ENET_MAC1_COMP_REG_1	(0x00004600)

#define BP_ENET_MAC1_COMP_REG_1_COMP_REG_1	0
#define BM_ENET_MAC1_COMP_REG_1_COMP_REG_1	0xFFFFFFFF
#define BF_ENET_MAC1_COMP_REG_1_COMP_REG_1(v)	(v)

#define HW_ENET_MAC1_COMP_REG_2	(0x00004604)

#define BP_ENET_MAC1_COMP_REG_2_COMP_REG_2	0
#define BM_ENET_MAC1_COMP_REG_2_COMP_REG_2	0xFFFFFFFF
#define BF_ENET_MAC1_COMP_REG_2_COMP_REG_2(v)	(v)

#define HW_ENET_MAC1_COMP_REG_3	(0x00004608)

#define BP_ENET_MAC1_COMP_REG_3_COMP_REG_3	0
#define BM_ENET_MAC1_COMP_REG_3_COMP_REG_3	0xFFFFFFFF
#define BF_ENET_MAC1_COMP_REG_3_COMP_REG_3(v)	(v)

#define HW_ENET_MAC1_CAPT_REG_0	(0x0000463c)

#define BP_ENET_MAC1_CAPT_REG_0_CAPT_REG_0	0
#define BM_ENET_MAC1_CAPT_REG_0_CAPT_REG_0	0xFFFFFFFF
#define BF_ENET_MAC1_CAPT_REG_0_CAPT_REG_0(v)	(v)

#define HW_ENET_MAC1_CAPT_REG_1	(0x00004640)

#define BP_ENET_MAC1_CAPT_REG_1_CAPT_REG_1	0
#define BM_ENET_MAC1_CAPT_REG_1_CAPT_REG_1	0xFFFFFFFF
#define BF_ENET_MAC1_CAPT_REG_1_CAPT_REG_1(v)	(v)

#define HW_ENET_MAC1_CAPT_REG_2	(0x00004644)

#define BP_ENET_MAC1_CAPT_REG_2_CAPT_REG_2	0
#define BM_ENET_MAC1_CAPT_REG_2_CAPT_REG_2	0xFFFFFFFF
#define BF_ENET_MAC1_CAPT_REG_2_CAPT_REG_2(v)	(v)

#define HW_ENET_MAC1_CAPT_REG_3	(0x00004648)

#define BP_ENET_MAC1_CAPT_REG_3_CAPT_REG_3	0
#define BM_ENET_MAC1_CAPT_REG_3_CAPT_REG_3	0xFFFFFFFF
#define BF_ENET_MAC1_CAPT_REG_3_CAPT_REG_3(v)	(v)

#define HW_ENET_MAC1_CCB_INT	(0x0000467c)

#define BP_ENET_MAC1_CCB_INT_RSRVD0	20
#define BM_ENET_MAC1_CCB_INT_RSRVD0	0xFFF00000
#define BF_ENET_MAC1_CCB_INT_RSRVD0(v) \
		(((v) << 20) & BM_ENET_MAC1_CCB_INT_RSRVD0)
#define BM_ENET_MAC1_CCB_INT_COMPARE3	0x00080000
#define BM_ENET_MAC1_CCB_INT_COMPARE2	0x00040000
#define BM_ENET_MAC1_CCB_INT_COMPARE1	0x00020000
#define BM_ENET_MAC1_CCB_INT_COMPARE0	0x00010000
#define BP_ENET_MAC1_CCB_INT_RSRVD1	4
#define BM_ENET_MAC1_CCB_INT_RSRVD1	0x0000FFF0
#define BF_ENET_MAC1_CCB_INT_RSRVD1(v)  \
		(((v) << 4) & BM_ENET_MAC1_CCB_INT_RSRVD1)
#define BM_ENET_MAC1_CCB_INT_CAPTURE3	0x00000008
#define BM_ENET_MAC1_CCB_INT_CAPTURE2	0x00000004
#define BM_ENET_MAC1_CCB_INT_CAPTURE1	0x00000002
#define BM_ENET_MAC1_CCB_INT_CAPTURE0	0x00000001

#define HW_ENET_MAC1_CCB_INT_MASK	(0x00004680)

#define BP_ENET_MAC1_CCB_INT_MASK_RSRVD0	20
#define BM_ENET_MAC1_CCB_INT_MASK_RSRVD0	0xFFF00000
#define BF_ENET_MAC1_CCB_INT_MASK_RSRVD0(v) \
		(((v) << 20) & BM_ENET_MAC1_CCB_INT_MASK_RSRVD0)
#define BM_ENET_MAC1_CCB_INT_MASK_COMPARE3	0x00080000
#define BM_ENET_MAC1_CCB_INT_MASK_COMPARE2	0x00040000
#define BM_ENET_MAC1_CCB_INT_MASK_COMPARE1	0x00020000
#define BM_ENET_MAC1_CCB_INT_MASK_COMPARE0	0x00010000
#define BP_ENET_MAC1_CCB_INT_MASK_RSRVD1	4
#define BM_ENET_MAC1_CCB_INT_MASK_RSRVD1	0x0000FFF0
#define BF_ENET_MAC1_CCB_INT_MASK_RSRVD1(v)  \
		(((v) << 4) & BM_ENET_MAC1_CCB_INT_MASK_RSRVD1)
#define BM_ENET_MAC1_CCB_INT_MASK_CAPTURE3	0x00000008
#define BM_ENET_MAC1_CCB_INT_MASK_CAPTURE2	0x00000004
#define BM_ENET_MAC1_CCB_INT_MASK_CAPTURE1	0x00000002
#define BM_ENET_MAC1_CCB_INT_MASK_CAPTURE0	0x00000001

#define HW_ENET_SWI_REVISION	(0x00007ffc)

#define BP_ENET_SWI_REVISION_CUSTOMER_REVISION	16
#define BM_ENET_SWI_REVISION_CUSTOMER_REVISION	0xFFFF0000
#define BF_ENET_SWI_REVISION_CUSTOMER_REVISION(v) \
		(((v) << 16) & BM_ENET_SWI_REVISION_CUSTOMER_REVISION)
#define BP_ENET_SWI_REVISION_CORE_REVISION	0
#define BM_ENET_SWI_REVISION_CORE_REVISION	0x0000FFFF
#define BF_ENET_SWI_REVISION_CORE_REVISION(v)  \
		(((v) << 0) & BM_ENET_SWI_REVISION_CORE_REVISION)

#define HW_ENET_SWI_SCRATCH	(0x00008000)

#define BP_ENET_SWI_SCRATCH_COMPARE0	0
#define BM_ENET_SWI_SCRATCH_COMPARE0	0xFFFFFFFF
#define BF_ENET_SWI_SCRATCH_COMPARE0(v)	(v)

#define HW_ENET_SWI_PORT_ENA	(0x00008004)

#define BP_ENET_SWI_PORT_ENA_RSRVD1	19
#define BM_ENET_SWI_PORT_ENA_RSRVD1	0xFFF80000
#define BF_ENET_SWI_PORT_ENA_RSRVD1(v) \
		(((v) << 19) & BM_ENET_SWI_PORT_ENA_RSRVD1)
#define BM_ENET_SWI_PORT_ENA_ENA_RECEIVE_2	0x00040000
#define BM_ENET_SWI_PORT_ENA_ENA_RECEIVE_1	0x00020000
#define BM_ENET_SWI_PORT_ENA_ENA_RECEIVE_0	0x00010000
#define BP_ENET_SWI_PORT_ENA_RSRVD0	3
#define BM_ENET_SWI_PORT_ENA_RSRVD0	0x0000FFF8
#define BF_ENET_SWI_PORT_ENA_RSRVD0(v)  \
		(((v) << 3) & BM_ENET_SWI_PORT_ENA_RSRVD0)
#define BM_ENET_SWI_PORT_ENA_ENA_TRANSMIT_2	0x00000004
#define BM_ENET_SWI_PORT_ENA_ENA_TRANSMIT_1	0x00000002
#define BM_ENET_SWI_PORT_ENA_ENA_TRANSMIT_0	0x00000001

#define HW_ENET_SWI_VLAN_VERIFY	(0x0000800c)

#define BP_ENET_SWI_VLAN_VERIFY_RSRVD1	19
#define BM_ENET_SWI_VLAN_VERIFY_RSRVD1	0xFFF80000
#define BF_ENET_SWI_VLAN_VERIFY_RSRVD1(v) \
		(((v) << 19) & BM_ENET_SWI_VLAN_VERIFY_RSRVD1)
#define BM_ENET_SWI_VLAN_VERIFY_DISCARD_P2	0x00040000
#define BM_ENET_SWI_VLAN_VERIFY_DISCARD_P1	0x00020000
#define BM_ENET_SWI_VLAN_VERIFY_DISCARD_P0	0x00010000
#define BP_ENET_SWI_VLAN_VERIFY_RSRVD0	3
#define BM_ENET_SWI_VLAN_VERIFY_RSRVD0	0x0000FFF8
#define BF_ENET_SWI_VLAN_VERIFY_RSRVD0(v)  \
		(((v) << 3) & BM_ENET_SWI_VLAN_VERIFY_RSRVD0)
#define BM_ENET_SWI_VLAN_VERIFY_VLAN_VERIFY_2	0x00000004
#define BM_ENET_SWI_VLAN_VERIFY_VLAN_VERIFY_1	0x00000002
#define BM_ENET_SWI_VLAN_VERIFY_VLAN_VERIFY_0	0x00000001

#define HW_ENET_SWI_BCAST_DEFAULT_MASK	(0x00008010)

#define BP_ENET_SWI_BCAST_DEFAULT_MASK_RSRVD0	3
#define BM_ENET_SWI_BCAST_DEFAULT_MASK_RSRVD0	0xFFFFFFF8
#define BF_ENET_SWI_BCAST_DEFAULT_MASK_RSRVD0(v) \
		(((v) << 3) & BM_ENET_SWI_BCAST_DEFAULT_MASK_RSRVD0)
#define BM_ENET_SWI_BCAST_DEFAULT_MASK_BCAST_DEFAULT_MASK_2	0x00000004
#define BM_ENET_SWI_BCAST_DEFAULT_MASK_BCAST_DEFAULT_MASK_1	0x00000002
#define BM_ENET_SWI_BCAST_DEFAULT_MASK_BCAST_DEFAULT_MASK_0	0x00000001

#define HW_ENET_SWI_MCAST_DEFAULT_MASK	(0x00008014)

#define BP_ENET_SWI_MCAST_DEFAULT_MASK_RSRVD0	3
#define BM_ENET_SWI_MCAST_DEFAULT_MASK_RSRVD0	0xFFFFFFF8
#define BF_ENET_SWI_MCAST_DEFAULT_MASK_RSRVD0(v) \
		(((v) << 3) & BM_ENET_SWI_MCAST_DEFAULT_MASK_RSRVD0)
#define BM_ENET_SWI_MCAST_DEFAULT_MASK_MCAST_DEFAULT_MASK_2	0x00000004
#define BM_ENET_SWI_MCAST_DEFAULT_MASK_MCAST_DEFAULT_MASK_1	0x00000002
#define BM_ENET_SWI_MCAST_DEFAULT_MASK_MCAST_DEFAULT_MASK_0	0x00000001

#define HW_ENET_SWI_INPUT_LEARN_BLOCK	(0x00008018)

#define BP_ENET_SWI_INPUT_LEARN_BLOCK_RSRVD1	19
#define BM_ENET_SWI_INPUT_LEARN_BLOCK_RSRVD1	0xFFF80000
#define BF_ENET_SWI_INPUT_LEARN_BLOCK_RSRVD1(v) \
		(((v) << 19) & BM_ENET_SWI_INPUT_LEARN_BLOCK_RSRVD1)
#define BM_ENET_SWI_INPUT_LEARN_BLOCK_LEARNING_DIS_P2	0x00040000
#define BM_ENET_SWI_INPUT_LEARN_BLOCK_LEARNING_DI_P1	0x00020000
#define BM_ENET_SWI_INPUT_LEARN_BLOCK_LEARNING_DI_P0	0x00010000
#define BP_ENET_SWI_INPUT_LEARN_BLOCK_RSRVD0	3
#define BM_ENET_SWI_INPUT_LEARN_BLOCK_RSRVD0	0x0000FFF8
#define BF_ENET_SWI_INPUT_LEARN_BLOCK_RSRVD0(v)  \
		(((v) << 3) & BM_ENET_SWI_INPUT_LEARN_BLOCK_RSRVD0)
#define BM_ENET_SWI_INPUT_LEARN_BLOCK_BLOCKING_ENA_P2	0x00000004
#define BM_ENET_SWI_INPUT_LEARN_BLOCK_BLOCKING_ENA_P1	0x00000002
#define BM_ENET_SWI_INPUT_LEARN_BLOCK_BLOCKING_ENA_P0	0x00000001

#define HW_ENET_SWI_MGMT_CONFIG	(0x0000801c)

#define BP_ENET_SWI_MGMT_CONFIG_RSRVD2	19
#define BM_ENET_SWI_MGMT_CONFIG_RSRVD2	0xFFF80000
#define BF_ENET_SWI_MGMT_CONFIG_RSRVD2(v) \
		(((v) << 19) & BM_ENET_SWI_MGMT_CONFIG_RSRVD2)
#define BP_ENET_SWI_MGMT_CONFIG_PORTMASK	16
#define BM_ENET_SWI_MGMT_CONFIG_PORTMASK	0x00070000
#define BF_ENET_SWI_MGMT_CONFIG_PORTMASK(v)  \
		(((v) << 16) & BM_ENET_SWI_MGMT_CONFIG_PORTMASK)
#define BP_ENET_SWI_MGMT_CONFIG_PRIORITY	13
#define BM_ENET_SWI_MGMT_CONFIG_PRIORITY	0x0000E000
#define BF_ENET_SWI_MGMT_CONFIG_PRIORITY(v)  \
		(((v) << 13) & BM_ENET_SWI_MGMT_CONFIG_PRIORITY)
#define BP_ENET_SWI_MGMT_CONFIG_RSRVD1	8
#define BM_ENET_SWI_MGMT_CONFIG_RSRVD1	0x00001F00
#define BF_ENET_SWI_MGMT_CONFIG_RSRVD1(v)  \
		(((v) << 8) & BM_ENET_SWI_MGMT_CONFIG_RSRVD1)
#define BM_ENET_SWI_MGMT_CONFIG_DISCARD	0x00000080
#define BM_ENET_SWI_MGMT_CONFIG_ENABLE	0x00000040
#define BM_ENET_SWI_MGMT_CONFIG_MESSAGE_TRANSMITTED	0x00000020
#define BM_ENET_SWI_MGMT_CONFIG_RSRVD0	0x00000010
#define BP_ENET_SWI_MGMT_CONFIG_PORT	0
#define BM_ENET_SWI_MGMT_CONFIG_PORT	0x0000000F
#define BF_ENET_SWI_MGMT_CONFIG_PORT(v)  \
		(((v) << 0) & BM_ENET_SWI_MGMT_CONFIG_PORT)

#define HW_ENET_SWI_MODE_CONFIG	(0x00008020)

#define BM_ENET_SWI_MODE_CONFIG_STATSRESET	0x80000000
#define BP_ENET_SWI_MODE_CONFIG_RSRVD1	10
#define BM_ENET_SWI_MODE_CONFIG_RSRVD1	0x7FFFFC00
#define BF_ENET_SWI_MODE_CONFIG_RSRVD1(v)  \
		(((v) << 10) & BM_ENET_SWI_MODE_CONFIG_RSRVD1)
#define BM_ENET_SWI_MODE_CONFIG_P0BUF_CUT_THROUGH	0x00000200
#define BM_ENET_SWI_MODE_CONFIG_CRC_TRANSPARENT	0x00000100
#define BM_ENET_SWI_MODE_CONFIG_STOP_EN	0x00000080
#define BP_ENET_SWI_MODE_CONFIG_RSRVD0	2
#define BM_ENET_SWI_MODE_CONFIG_RSRVD0	0x0000007C
#define BF_ENET_SWI_MODE_CONFIG_RSRVD0(v)  \
		(((v) << 2) & BM_ENET_SWI_MODE_CONFIG_RSRVD0)
#define BM_ENET_SWI_MODE_CONFIG_SWITCH_EN	0x00000002
#define BM_ENET_SWI_MODE_CONFIG_SWITCH_RESET	0x00000001

#define HW_ENET_SWI_VLAN_IN_MODE	(0x00008024)

#define BP_ENET_SWI_VLAN_IN_MODE_RSRVD0	6
#define BM_ENET_SWI_VLAN_IN_MODE_RSRVD0	0xFFFFFFC0
#define BF_ENET_SWI_VLAN_IN_MODE_RSRVD0(v) \
		(((v) << 6) & BM_ENET_SWI_VLAN_IN_MODE_RSRVD0)
#define BP_ENET_SWI_VLAN_IN_MODE_VLAN_IN_MODE_2	4
#define BM_ENET_SWI_VLAN_IN_MODE_VLAN_IN_MODE_2	0x00000030
#define BF_ENET_SWI_VLAN_IN_MODE_VLAN_IN_MODE_2(v)  \
		(((v) << 4) & BM_ENET_SWI_VLAN_IN_MODE_VLAN_IN_MODE_2)
#define BP_ENET_SWI_VLAN_IN_MODE_VLAN_IN_MODE_1	2
#define BM_ENET_SWI_VLAN_IN_MODE_VLAN_IN_MODE_1	0x0000000C
#define BF_ENET_SWI_VLAN_IN_MODE_VLAN_IN_MODE_1(v)  \
		(((v) << 2) & BM_ENET_SWI_VLAN_IN_MODE_VLAN_IN_MODE_1)
#define BP_ENET_SWI_VLAN_IN_MODE_VLAN_IN_MODE_0	0
#define BM_ENET_SWI_VLAN_IN_MODE_VLAN_IN_MODE_0	0x00000003
#define BF_ENET_SWI_VLAN_IN_MODE_VLAN_IN_MODE_0(v)  \
		(((v) << 0) & BM_ENET_SWI_VLAN_IN_MODE_VLAN_IN_MODE_0)

#define HW_ENET_SWI_VLAN_OUT_MODE	(0x00008028)

#define BP_ENET_SWI_VLAN_OUT_MODE_RSRVD0	6
#define BM_ENET_SWI_VLAN_OUT_MODE_RSRVD0	0xFFFFFFC0
#define BF_ENET_SWI_VLAN_OUT_MODE_RSRVD0(v) \
		(((v) << 6) & BM_ENET_SWI_VLAN_OUT_MODE_RSRVD0)
#define BP_ENET_SWI_VLAN_OUT_MODE_VLAN_OUT_MODE_2	4
#define BM_ENET_SWI_VLAN_OUT_MODE_VLAN_OUT_MODE_2	0x00000030
#define BF_ENET_SWI_VLAN_OUT_MODE_VLAN_OUT_MODE_2(v)  \
		(((v) << 4) & BM_ENET_SWI_VLAN_OUT_MODE_VLAN_OUT_MODE_2)
#define BP_ENET_SWI_VLAN_OUT_MODE_VLAN_OUT_MODE_1	2
#define BM_ENET_SWI_VLAN_OUT_MODE_VLAN_OUT_MODE_1	0x0000000C
#define BF_ENET_SWI_VLAN_OUT_MODE_VLAN_OUT_MODE_1(v)  \
		(((v) << 2) & BM_ENET_SWI_VLAN_OUT_MODE_VLAN_OUT_MODE_1)
#define BP_ENET_SWI_VLAN_OUT_MODE_VLAN_OUT_MODE_0	0
#define BM_ENET_SWI_VLAN_OUT_MODE_VLAN_OUT_MODE_0	0x00000003
#define BF_ENET_SWI_VLAN_OUT_MODE_VLAN_OUT_MODE_0(v)  \
		(((v) << 0) & BM_ENET_SWI_VLAN_OUT_MODE_VLAN_OUT_MODE_0)

#define HW_ENET_SWI_VLAN_IN_MODE_ENA	(0x0000802c)

#define BP_ENET_SWI_VLAN_IN_MODE_ENA_RSRVD0	3
#define BM_ENET_SWI_VLAN_IN_MODE_ENA_RSRVD0	0xFFFFFFF8
#define BF_ENET_SWI_VLAN_IN_MODE_ENA_RSRVD0(v) \
		(((v) << 3) & BM_ENET_SWI_VLAN_IN_MODE_ENA_RSRVD0)
#define BM_ENET_SWI_VLAN_IN_MODE_ENA_VLAN_IN_MODE_ENA_2	0x00000004
#define BM_ENET_SWI_VLAN_IN_MODE_ENA_VLAN_IN_MODE_ENA_1	0x00000002
#define BM_ENET_SWI_VLAN_IN_MODE_ENA_VLAN_IN_MODE_ENA_0	0x00000001

#define HW_ENET_SWI_VLAN_TAG_ID	(0x00008030)

#define BP_ENET_SWI_VLAN_TAG_ID_RSRVD0	16
#define BM_ENET_SWI_VLAN_TAG_ID_RSRVD0	0xFFFF0000
#define BF_ENET_SWI_VLAN_TAG_ID_RSRVD0(v) \
		(((v) << 16) & BM_ENET_SWI_VLAN_TAG_ID_RSRVD0)
#define BP_ENET_SWI_VLAN_TAG_ID_SWI_VLAN_TAG_ID	0
#define BM_ENET_SWI_VLAN_TAG_ID_SWI_VLAN_TAG_ID	0x0000FFFF
#define BF_ENET_SWI_VLAN_TAG_ID_SWI_VLAN_TAG_ID(v)  \
		(((v) << 0) & BM_ENET_SWI_VLAN_TAG_ID_SWI_VLAN_TAG_ID)

#define HW_ENET_SWI_MIRROR_CONTROL	(0x0000803c)

#define BP_ENET_SWI_MIRROR_CONTROL_RSRVD0	11
#define BM_ENET_SWI_MIRROR_CONTROL_RSRVD0	0xFFFFF800
#define BF_ENET_SWI_MIRROR_CONTROL_RSRVD0(v) \
		(((v) << 11) & BM_ENET_SWI_MIRROR_CONTROL_RSRVD0)
#define BM_ENET_SWI_MIRROR_CONTROL_EG_DA_MATCH	0x00000400
#define BM_ENET_SWI_MIRROR_CONTROL_EG_SA_MATCH	0x00000200
#define BM_ENET_SWI_MIRROR_CONTROL_ING_DA_MATCH	0x00000100
#define BM_ENET_SWI_MIRROR_CONTROL_ING_SA_MATCH	0x00000080
#define BM_ENET_SWI_MIRROR_CONTROL_EG_MAP_ENABLE	0x00000040
#define BM_ENET_SWI_MIRROR_CONTROL_ING_MAP_ENABLE	0x00000020
#define BM_ENET_SWI_MIRROR_CONTROL_MIRROR_ENABLE	0x00000010
#define BP_ENET_SWI_MIRROR_CONTROL_PORTX	0
#define BM_ENET_SWI_MIRROR_CONTROL_PORTX	0x0000000F
#define BF_ENET_SWI_MIRROR_CONTROL_PORTX(v)  \
		(((v) << 0) & BM_ENET_SWI_MIRROR_CONTROL_PORTX)

#define HW_ENET_SWI_MIRROR_EG_MAP	(0x00008040)

#define BP_ENET_SWI_MIRROR_EG_MAP_RSRVD0	3
#define BM_ENET_SWI_MIRROR_EG_MAP_RSRVD0	0xFFFFFFF8
#define BF_ENET_SWI_MIRROR_EG_MAP_RSRVD0(v) \
		(((v) << 3) & BM_ENET_SWI_MIRROR_EG_MAP_RSRVD0)
#define BM_ENET_SWI_MIRROR_EG_MAP_MIRROR_EG_MAP_2	0x00000004
#define BM_ENET_SWI_MIRROR_EG_MAP_MIRROR_EG_MAP_1	0x00000002
#define BM_ENET_SWI_MIRROR_EG_MAP_MIRROR_EG_MAP_0	0x00000001

#define HW_ENET_SWI_MIRROR_ING_MAP	(0x00008044)

#define BP_ENET_SWI_MIRROR_ING_MAP_RSRVD0	3
#define BM_ENET_SWI_MIRROR_ING_MAP_RSRVD0	0xFFFFFFF8
#define BF_ENET_SWI_MIRROR_ING_MAP_RSRVD0(v) \
		(((v) << 3) & BM_ENET_SWI_MIRROR_ING_MAP_RSRVD0)
#define BM_ENET_SWI_MIRROR_ING_MAP_MIRROR_ING_MAP_2	0x00000004
#define BM_ENET_SWI_MIRROR_ING_MAP_MIRROR_ING_MAP_1	0x00000002
#define BM_ENET_SWI_MIRROR_ING_MAP_MIRROR_ING_MAP_0	0x00000001

#define HW_ENET_SWI_MIRROR_ISRC_0	(0x00008048)

#define BP_ENET_SWI_MIRROR_ISRC_0_MIRROR_ISRC_0	0
#define BM_ENET_SWI_MIRROR_ISRC_0_MIRROR_ISRC_0	0xFFFFFFFF
#define BF_ENET_SWI_MIRROR_ISRC_0_MIRROR_ISRC_0(v)	(v)

#define HW_ENET_SWI_MIRROR_ISRC_1	(0x0000804c)

#define BP_ENET_SWI_MIRROR_ISRC_1_RSRVD0	16
#define BM_ENET_SWI_MIRROR_ISRC_1_RSRVD0	0xFFFF0000
#define BF_ENET_SWI_MIRROR_ISRC_1_RSRVD0(v) \
		(((v) << 16) & BM_ENET_SWI_MIRROR_ISRC_1_RSRVD0)
#define BP_ENET_SWI_MIRROR_ISRC_1_MIRROR_ISRC_1	0
#define BM_ENET_SWI_MIRROR_ISRC_1_MIRROR_ISRC_1	0x0000FFFF
#define BF_ENET_SWI_MIRROR_ISRC_1_MIRROR_ISRC_1(v)  \
		(((v) << 0) & BM_ENET_SWI_MIRROR_ISRC_1_MIRROR_ISRC_1)

#define HW_ENET_SWI_MIRROR_IDST_0	(0x00008050)

#define BP_ENET_SWI_MIRROR_IDST_0_MIRROR_IDST_0	0
#define BM_ENET_SWI_MIRROR_IDST_0_MIRROR_IDST_0	0xFFFFFFFF
#define BF_ENET_SWI_MIRROR_IDST_0_MIRROR_IDST_0(v)	(v)

#define HW_ENET_SWI_MIRROR_IDST_1	(0x00008054)

#define BP_ENET_SWI_MIRROR_IDST_1_RSRVD0	16
#define BM_ENET_SWI_MIRROR_IDST_1_RSRVD0	0xFFFF0000
#define BF_ENET_SWI_MIRROR_IDST_1_RSRVD0(v) \
		(((v) << 16) & BM_ENET_SWI_MIRROR_IDST_1_RSRVD0)
#define BP_ENET_SWI_MIRROR_IDST_1_MIRROR_IDST_1	0
#define BM_ENET_SWI_MIRROR_IDST_1_MIRROR_IDST_1	0x0000FFFF
#define BF_ENET_SWI_MIRROR_IDST_1_MIRROR_IDST_1(v)  \
		(((v) << 0) & BM_ENET_SWI_MIRROR_IDST_1_MIRROR_IDST_1)

#define HW_ENET_SWI_MIRROR_ESRC_0	(0x00008058)

#define BP_ENET_SWI_MIRROR_ESRC_0_MIRROR_ESRC_0	0
#define BM_ENET_SWI_MIRROR_ESRC_0_MIRROR_ESRC_0	0xFFFFFFFF
#define BF_ENET_SWI_MIRROR_ESRC_0_MIRROR_ESRC_0(v)	(v)

#define HW_ENET_SWI_MIRROR_ESRC_1	(0x0000805c)

#define BP_ENET_SWI_MIRROR_ESRC_1_RSRVD0	16
#define BM_ENET_SWI_MIRROR_ESRC_1_RSRVD0	0xFFFF0000
#define BF_ENET_SWI_MIRROR_ESRC_1_RSRVD0(v) \
		(((v) << 16) & BM_ENET_SWI_MIRROR_ESRC_1_RSRVD0)
#define BP_ENET_SWI_MIRROR_ESRC_1_MIRROR_ESRC_1	0
#define BM_ENET_SWI_MIRROR_ESRC_1_MIRROR_ESRC_1	0x0000FFFF
#define BF_ENET_SWI_MIRROR_ESRC_1_MIRROR_ESRC_1(v)  \
		(((v) << 0) & BM_ENET_SWI_MIRROR_ESRC_1_MIRROR_ESRC_1)

#define HW_ENET_SWI_MIRROR_EDST_0	(0x00008060)

#define BP_ENET_SWI_MIRROR_EDST_0_MIRROR_ESRC_0	0
#define BM_ENET_SWI_MIRROR_EDST_0_MIRROR_ESRC_0	0xFFFFFFFF
#define BF_ENET_SWI_MIRROR_EDST_0_MIRROR_ESRC_0(v)	(v)

#define HW_ENET_SWI_MIRROR_EDST_1	(0x00008064)

#define BP_ENET_SWI_MIRROR_EDST_1_RSRVD0	16
#define BM_ENET_SWI_MIRROR_EDST_1_RSRVD0	0xFFFF0000
#define BF_ENET_SWI_MIRROR_EDST_1_RSRVD0(v) \
		(((v) << 16) & BM_ENET_SWI_MIRROR_EDST_1_RSRVD0)
#define BP_ENET_SWI_MIRROR_EDST_1_MIRROR_ESRC_1	0
#define BM_ENET_SWI_MIRROR_EDST_1_MIRROR_ESRC_1	0x0000FFFF
#define BF_ENET_SWI_MIRROR_EDST_1_MIRROR_ESRC_1(v)  \
		(((v) << 0) & BM_ENET_SWI_MIRROR_EDST_1_MIRROR_ESRC_1)

#define HW_ENET_SWI_MIRROR_CNT	(0x00008068)

#define BP_ENET_SWI_MIRROR_CNT_RSRVD0	8
#define BM_ENET_SWI_MIRROR_CNT_RSRVD0	0xFFFFFF00
#define BF_ENET_SWI_MIRROR_CNT_RSRVD0(v) \
		(((v) << 8) & BM_ENET_SWI_MIRROR_CNT_RSRVD0)
#define BP_ENET_SWI_MIRROR_CNT_MIRROR_CNT	0
#define BM_ENET_SWI_MIRROR_CNT_MIRROR_CNT	0x000000FF
#define BF_ENET_SWI_MIRROR_CNT_MIRROR_CNT(v)  \
		(((v) << 0) & BM_ENET_SWI_MIRROR_CNT_MIRROR_CNT)

#define HW_ENET_SWI_OQMGR_STATUS	(0x0000807c)

#define BP_ENET_SWI_OQMGR_STATUS_RSRVD2	24
#define BM_ENET_SWI_OQMGR_STATUS_RSRVD2	0xFF000000
#define BF_ENET_SWI_OQMGR_STATUS_RSRVD2(v) \
		(((v) << 24) & BM_ENET_SWI_OQMGR_STATUS_RSRVD2)
#define BP_ENET_SWI_OQMGR_STATUS_CELLS_AVAILABLE	16
#define BM_ENET_SWI_OQMGR_STATUS_CELLS_AVAILABLE	0x00FF0000
#define BF_ENET_SWI_OQMGR_STATUS_CELLS_AVAILABLE(v)  \
		(((v) << 16) & BM_ENET_SWI_OQMGR_STATUS_CELLS_AVAILABLE)
#define BP_ENET_SWI_OQMGR_STATUS_RSRVD1	7
#define BM_ENET_SWI_OQMGR_STATUS_RSRVD1	0x0000FF80
#define BF_ENET_SWI_OQMGR_STATUS_RSRVD1(v)  \
		(((v) << 7) & BM_ENET_SWI_OQMGR_STATUS_RSRVD1)
#define BM_ENET_SWI_OQMGR_STATUS_DEQUEUE_GRANT	0x00000040
#define BP_ENET_SWI_OQMGR_STATUS_RSRVD0	4
#define BM_ENET_SWI_OQMGR_STATUS_RSRVD0	0x00000030
#define BF_ENET_SWI_OQMGR_STATUS_RSRVD0(v)  \
		(((v) << 4) & BM_ENET_SWI_OQMGR_STATUS_RSRVD0)
#define BM_ENET_SWI_OQMGR_STATUS_MEM_FULL_LATCH	0x00000008
#define BM_ENET_SWI_OQMGR_STATUS_MEM_FULL	0x00000004
#define BM_ENET_SWI_OQMGR_STATUS_NO_CELL_LATCH	0x00000002
#define BM_ENET_SWI_OQMGR_STATUS_BUSY_INITIALIZING	0x00000001

#define HW_ENET_SWI_QMGR_MINCELLS	(0x00008080)

#define BP_ENET_SWI_QMGR_MINCELLS_RSRVD0	8
#define BM_ENET_SWI_QMGR_MINCELLS_RSRVD0	0xFFFFFF00
#define BF_ENET_SWI_QMGR_MINCELLS_RSRVD0(v) \
		(((v) << 8) & BM_ENET_SWI_QMGR_MINCELLS_RSRVD0)
#define BP_ENET_SWI_QMGR_MINCELLS_QMGR_MINCELLS	0
#define BM_ENET_SWI_QMGR_MINCELLS_QMGR_MINCELLS	0x000000FF
#define BF_ENET_SWI_QMGR_MINCELLS_QMGR_MINCELLS(v)  \
		(((v) << 0) & BM_ENET_SWI_QMGR_MINCELLS_QMGR_MINCELLS)

#define HW_ENET_SWI_QMGR_ST_MINCELLS	(0x00008084)

#define BP_ENET_SWI_QMGR_ST_MINCELLS_QMGR_ST_MINCELLS	0
#define BM_ENET_SWI_QMGR_ST_MINCELLS_QMGR_ST_MINCELLS	0xFFFFFFFF
#define BF_ENET_SWI_QMGR_ST_MINCELLS_QMGR_ST_MINCELLS(v)	(v)

#define HW_ENET_SWI_QMGR_CONGEST_STAT	(0x00008088)

#define BP_ENET_SWI_QMGR_CONGEST_STAT_RSRVD0	3
#define BM_ENET_SWI_QMGR_CONGEST_STAT_RSRVD0	0xFFFFFFF8
#define BF_ENET_SWI_QMGR_CONGEST_STAT_RSRVD0(v) \
		(((v) << 3) & BM_ENET_SWI_QMGR_CONGEST_STAT_RSRVD0)
#define BM_ENET_SWI_QMGR_CONGEST_STAT_QMGR_CONGEST_STAT_2	0x00000004
#define BM_ENET_SWI_QMGR_CONGEST_STAT_QMGR_CONGEST_STAT_1	0x00000002
#define BM_ENET_SWI_QMGR_CONGEST_STAT_QMGR_CONGEST_STAT_0	0x00000001

#define HW_ENET_SWI_QMGR_IFACE_STAT	(0x0000808c)

#define BP_ENET_SWI_QMGR_IFACE_STAT_RSRVD1	19
#define BM_ENET_SWI_QMGR_IFACE_STAT_RSRVD1	0xFFF80000
#define BF_ENET_SWI_QMGR_IFACE_STAT_RSRVD1(v) \
		(((v) << 19) & BM_ENET_SWI_QMGR_IFACE_STAT_RSRVD1)
#define BM_ENET_SWI_QMGR_IFACE_STAT_INPUT_2	0x00040000
#define BM_ENET_SWI_QMGR_IFACE_STAT_INPUT_1	0x00020000
#define BM_ENET_SWI_QMGR_IFACE_STAT_INPUT_0	0x00010000
#define BP_ENET_SWI_QMGR_IFACE_STAT_RSRVD0	3
#define BM_ENET_SWI_QMGR_IFACE_STAT_RSRVD0	0x0000FFF8
#define BF_ENET_SWI_QMGR_IFACE_STAT_RSRVD0(v)  \
		(((v) << 3) & BM_ENET_SWI_QMGR_IFACE_STAT_RSRVD0)
#define BM_ENET_SWI_QMGR_IFACE_STAT_OUTPUT_2	0x00000004
#define BM_ENET_SWI_QMGR_IFACE_STAT_OUTPUT_1	0x00000002
#define BM_ENET_SWI_QMGR_IFACE_STAT_OUTPUT_0	0x00000001

#define HW_ENET_SWI_QM_WEIGHTS	(0x00008090)

#define BP_ENET_SWI_QM_WEIGHTS_RSRVD3	29
#define BM_ENET_SWI_QM_WEIGHTS_RSRVD3	0xE0000000
#define BF_ENET_SWI_QM_WEIGHTS_RSRVD3(v) \
		(((v) << 29) & BM_ENET_SWI_QM_WEIGHTS_RSRVD3)
#define BP_ENET_SWI_QM_WEIGHTS_QUEUE_3	24
#define BM_ENET_SWI_QM_WEIGHTS_QUEUE_3	0x1F000000
#define BF_ENET_SWI_QM_WEIGHTS_QUEUE_3(v)  \
		(((v) << 24) & BM_ENET_SWI_QM_WEIGHTS_QUEUE_3)
#define BP_ENET_SWI_QM_WEIGHTS_RSRVD2	21
#define BM_ENET_SWI_QM_WEIGHTS_RSRVD2	0x00E00000
#define BF_ENET_SWI_QM_WEIGHTS_RSRVD2(v)  \
		(((v) << 21) & BM_ENET_SWI_QM_WEIGHTS_RSRVD2)
#define BP_ENET_SWI_QM_WEIGHTS_QUEUE_2	16
#define BM_ENET_SWI_QM_WEIGHTS_QUEUE_2	0x001F0000
#define BF_ENET_SWI_QM_WEIGHTS_QUEUE_2(v)  \
		(((v) << 16) & BM_ENET_SWI_QM_WEIGHTS_QUEUE_2)
#define BP_ENET_SWI_QM_WEIGHTS_RSRVD1	13
#define BM_ENET_SWI_QM_WEIGHTS_RSRVD1	0x0000E000
#define BF_ENET_SWI_QM_WEIGHTS_RSRVD1(v)  \
		(((v) << 13) & BM_ENET_SWI_QM_WEIGHTS_RSRVD1)
#define BP_ENET_SWI_QM_WEIGHTS_QUEUE_1	8
#define BM_ENET_SWI_QM_WEIGHTS_QUEUE_1	0x00001F00
#define BF_ENET_SWI_QM_WEIGHTS_QUEUE_1(v)  \
		(((v) << 8) & BM_ENET_SWI_QM_WEIGHTS_QUEUE_1)
#define BP_ENET_SWI_QM_WEIGHTS_RSRVD0	5
#define BM_ENET_SWI_QM_WEIGHTS_RSRVD0	0x000000E0
#define BF_ENET_SWI_QM_WEIGHTS_RSRVD0(v)  \
		(((v) << 5) & BM_ENET_SWI_QM_WEIGHTS_RSRVD0)
#define BP_ENET_SWI_QM_WEIGHTS_QUEUE_0	0
#define BM_ENET_SWI_QM_WEIGHTS_QUEUE_0	0x0000001F
#define BF_ENET_SWI_QM_WEIGHTS_QUEUE_0(v)  \
		(((v) << 0) & BM_ENET_SWI_QM_WEIGHTS_QUEUE_0)

#define HW_ENET_SWI_QMGR_MINCELLSP0	(0x00008098)

#define BP_ENET_SWI_QMGR_MINCELLSP0_RSRVD0	8
#define BM_ENET_SWI_QMGR_MINCELLSP0_RSRVD0	0xFFFFFF00
#define BF_ENET_SWI_QMGR_MINCELLSP0_RSRVD0(v) \
		(((v) << 8) & BM_ENET_SWI_QMGR_MINCELLSP0_RSRVD0)
#define BP_ENET_SWI_QMGR_MINCELLSP0_QMGR_MINCELLSP0	0
#define BM_ENET_SWI_QMGR_MINCELLSP0_QMGR_MINCELLSP0	0x000000FF
#define BF_ENET_SWI_QMGR_MINCELLSP0_QMGR_MINCELLSP0(v)  \
		(((v) << 0) & BM_ENET_SWI_QMGR_MINCELLSP0_QMGR_MINCELLSP0)

#define HW_ENET_SWI_FORCE_FWD_P0	(0x000080b8)

#define BP_ENET_SWI_FORCE_FWD_P0_RSRVD1	4
#define BM_ENET_SWI_FORCE_FWD_P0_RSRVD1	0xFFFFFFF0
#define BF_ENET_SWI_FORCE_FWD_P0_RSRVD1(v) \
		(((v) << 4) & BM_ENET_SWI_FORCE_FWD_P0_RSRVD1)
#define BP_ENET_SWI_FORCE_FWD_P0_FORCE_DESTINATION	2
#define BM_ENET_SWI_FORCE_FWD_P0_FORCE_DESTINATION	0x0000000C
#define BF_ENET_SWI_FORCE_FWD_P0_FORCE_DESTINATION(v)  \
		(((v) << 2) & BM_ENET_SWI_FORCE_FWD_P0_FORCE_DESTINATION)
#define BM_ENET_SWI_FORCE_FWD_P0_RSRVD0	0x00000002
#define BM_ENET_SWI_FORCE_FWD_P0_FORCE_ENABLE	0x00000001

#define HW_ENET_SWI_PORTSNOOP1	(0x000080bc)

#define BP_ENET_SWI_PORTSNOOP1_DESTINATION_PORT	16
#define BM_ENET_SWI_PORTSNOOP1_DESTINATION_PORT	0xFFFF0000
#define BF_ENET_SWI_PORTSNOOP1_DESTINATION_PORT(v) \
		(((v) << 16) & BM_ENET_SWI_PORTSNOOP1_DESTINATION_PORT)
#define BP_ENET_SWI_PORTSNOOP1_RSRVD0	5
#define BM_ENET_SWI_PORTSNOOP1_RSRVD0	0x0000FFE0
#define BF_ENET_SWI_PORTSNOOP1_RSRVD0(v)  \
		(((v) << 5) & BM_ENET_SWI_PORTSNOOP1_RSRVD0)
#define BM_ENET_SWI_PORTSNOOP1_COMPARE_SOURCE	0x00000010
#define BM_ENET_SWI_PORTSNOOP1_COMPARE_DEST	0x00000008
#define BP_ENET_SWI_PORTSNOOP1_MODE	1
#define BM_ENET_SWI_PORTSNOOP1_MODE	0x00000006
#define BF_ENET_SWI_PORTSNOOP1_MODE(v)  \
		(((v) << 1) & BM_ENET_SWI_PORTSNOOP1_MODE)
#define BM_ENET_SWI_PORTSNOOP1_ENABLE	0x00000001

#define HW_ENET_SWI_PORTSNOOP2	(0x000080c0)

#define BP_ENET_SWI_PORTSNOOP2_DESTINATION_PORT	16
#define BM_ENET_SWI_PORTSNOOP2_DESTINATION_PORT	0xFFFF0000
#define BF_ENET_SWI_PORTSNOOP2_DESTINATION_PORT(v) \
		(((v) << 16) & BM_ENET_SWI_PORTSNOOP2_DESTINATION_PORT)
#define BP_ENET_SWI_PORTSNOOP2_RSRVD0	5
#define BM_ENET_SWI_PORTSNOOP2_RSRVD0	0x0000FFE0
#define BF_ENET_SWI_PORTSNOOP2_RSRVD0(v)  \
		(((v) << 5) & BM_ENET_SWI_PORTSNOOP2_RSRVD0)
#define BM_ENET_SWI_PORTSNOOP2_COMPARE_SOURCE	0x00000010
#define BM_ENET_SWI_PORTSNOOP2_COMPARE_DEST	0x00000008
#define BP_ENET_SWI_PORTSNOOP2_MODE	1
#define BM_ENET_SWI_PORTSNOOP2_MODE	0x00000006
#define BF_ENET_SWI_PORTSNOOP2_MODE(v)  \
		(((v) << 1) & BM_ENET_SWI_PORTSNOOP2_MODE)
#define BM_ENET_SWI_PORTSNOOP2_ENABLE	0x00000001

#define HW_ENET_SWI_PORTSNOOP3	(0x000080c4)

#define BP_ENET_SWI_PORTSNOOP3_DESTINATION_PORT	16
#define BM_ENET_SWI_PORTSNOOP3_DESTINATION_PORT	0xFFFF0000
#define BF_ENET_SWI_PORTSNOOP3_DESTINATION_PORT(v) \
		(((v) << 16) & BM_ENET_SWI_PORTSNOOP3_DESTINATION_PORT)
#define BP_ENET_SWI_PORTSNOOP3_RSRVD0	5
#define BM_ENET_SWI_PORTSNOOP3_RSRVD0	0x0000FFE0
#define BF_ENET_SWI_PORTSNOOP3_RSRVD0(v)  \
		(((v) << 5) & BM_ENET_SWI_PORTSNOOP3_RSRVD0)
#define BM_ENET_SWI_PORTSNOOP3_COMPARE_SOURCE	0x00000010
#define BM_ENET_SWI_PORTSNOOP3_COMPARE_DEST	0x00000008
#define BP_ENET_SWI_PORTSNOOP3_MODE	1
#define BM_ENET_SWI_PORTSNOOP3_MODE	0x00000006
#define BF_ENET_SWI_PORTSNOOP3_MODE(v)  \
		(((v) << 1) & BM_ENET_SWI_PORTSNOOP3_MODE)
#define BM_ENET_SWI_PORTSNOOP3_ENABLE	0x00000001

#define HW_ENET_SWI_PORTSNOOP4	(0x000080c8)

#define BP_ENET_SWI_PORTSNOOP4_DESTINATION_PORT	16
#define BM_ENET_SWI_PORTSNOOP4_DESTINATION_PORT	0xFFFF0000
#define BF_ENET_SWI_PORTSNOOP4_DESTINATION_PORT(v) \
		(((v) << 16) & BM_ENET_SWI_PORTSNOOP4_DESTINATION_PORT)
#define BP_ENET_SWI_PORTSNOOP4_RSRVD0	5
#define BM_ENET_SWI_PORTSNOOP4_RSRVD0	0x0000FFE0
#define BF_ENET_SWI_PORTSNOOP4_RSRVD0(v)  \
		(((v) << 5) & BM_ENET_SWI_PORTSNOOP4_RSRVD0)
#define BM_ENET_SWI_PORTSNOOP4_COMPARE_SOURCE	0x00000010
#define BM_ENET_SWI_PORTSNOOP4_COMPARE_DEST	0x00000008
#define BP_ENET_SWI_PORTSNOOP4_MODE	1
#define BM_ENET_SWI_PORTSNOOP4_MODE	0x00000006
#define BF_ENET_SWI_PORTSNOOP4_MODE(v)  \
		(((v) << 1) & BM_ENET_SWI_PORTSNOOP4_MODE)
#define BM_ENET_SWI_PORTSNOOP4_ENABLE	0x00000001

#define HW_ENET_SWI_PORTSNOOP5	(0x000080cc)

#define BP_ENET_SWI_PORTSNOOP5_DESTINATION_PORT	16
#define BM_ENET_SWI_PORTSNOOP5_DESTINATION_PORT	0xFFFF0000
#define BF_ENET_SWI_PORTSNOOP5_DESTINATION_PORT(v) \
		(((v) << 16) & BM_ENET_SWI_PORTSNOOP5_DESTINATION_PORT)
#define BP_ENET_SWI_PORTSNOOP5_RSRVD0	5
#define BM_ENET_SWI_PORTSNOOP5_RSRVD0	0x0000FFE0
#define BF_ENET_SWI_PORTSNOOP5_RSRVD0(v)  \
		(((v) << 5) & BM_ENET_SWI_PORTSNOOP5_RSRVD0)
#define BM_ENET_SWI_PORTSNOOP5_COMPARE_SOURCE	0x00000010
#define BM_ENET_SWI_PORTSNOOP5_COMPARE_DEST	0x00000008
#define BP_ENET_SWI_PORTSNOOP5_MODE	1
#define BM_ENET_SWI_PORTSNOOP5_MODE	0x00000006
#define BF_ENET_SWI_PORTSNOOP5_MODE(v)  \
		(((v) << 1) & BM_ENET_SWI_PORTSNOOP5_MODE)
#define BM_ENET_SWI_PORTSNOOP5_ENABLE	0x00000001

#define HW_ENET_SWI_PORTSNOOP6	(0x000080d0)

#define BP_ENET_SWI_PORTSNOOP6_DESTINATION_PORT	16
#define BM_ENET_SWI_PORTSNOOP6_DESTINATION_PORT	0xFFFF0000
#define BF_ENET_SWI_PORTSNOOP6_DESTINATION_PORT(v) \
		(((v) << 16) & BM_ENET_SWI_PORTSNOOP6_DESTINATION_PORT)
#define BP_ENET_SWI_PORTSNOOP6_RSRVD0	5
#define BM_ENET_SWI_PORTSNOOP6_RSRVD0	0x0000FFE0
#define BF_ENET_SWI_PORTSNOOP6_RSRVD0(v)  \
		(((v) << 5) & BM_ENET_SWI_PORTSNOOP6_RSRVD0)
#define BM_ENET_SWI_PORTSNOOP6_COMPARE_SOURCE	0x00000010
#define BM_ENET_SWI_PORTSNOOP6_COMPARE_DEST	0x00000008
#define BP_ENET_SWI_PORTSNOOP6_MODE	1
#define BM_ENET_SWI_PORTSNOOP6_MODE	0x00000006
#define BF_ENET_SWI_PORTSNOOP6_MODE(v)  \
		(((v) << 1) & BM_ENET_SWI_PORTSNOOP6_MODE)
#define BM_ENET_SWI_PORTSNOOP6_ENABLE	0x00000001

#define HW_ENET_SWI_PORTSNOOP7	(0x000080d4)

#define BP_ENET_SWI_PORTSNOOP7_DESTINATION_PORT	16
#define BM_ENET_SWI_PORTSNOOP7_DESTINATION_PORT	0xFFFF0000
#define BF_ENET_SWI_PORTSNOOP7_DESTINATION_PORT(v) \
		(((v) << 16) & BM_ENET_SWI_PORTSNOOP7_DESTINATION_PORT)
#define BP_ENET_SWI_PORTSNOOP7_RSRVD0	5
#define BM_ENET_SWI_PORTSNOOP7_RSRVD0	0x0000FFE0
#define BF_ENET_SWI_PORTSNOOP7_RSRVD0(v)  \
		(((v) << 5) & BM_ENET_SWI_PORTSNOOP7_RSRVD0)
#define BM_ENET_SWI_PORTSNOOP7_COMPARE_SOURCE	0x00000010
#define BM_ENET_SWI_PORTSNOOP7_COMPARE_DEST	0x00000008
#define BP_ENET_SWI_PORTSNOOP7_MODE	1
#define BM_ENET_SWI_PORTSNOOP7_MODE	0x00000006
#define BF_ENET_SWI_PORTSNOOP7_MODE(v)  \
		(((v) << 1) & BM_ENET_SWI_PORTSNOOP7_MODE)
#define BM_ENET_SWI_PORTSNOOP7_ENABLE	0x00000001

#define HW_ENET_SWI_PORTSNOOP8	(0x000080d8)

#define BP_ENET_SWI_PORTSNOOP8_DESTINATION_PORT	16
#define BM_ENET_SWI_PORTSNOOP8_DESTINATION_PORT	0xFFFF0000
#define BF_ENET_SWI_PORTSNOOP8_DESTINATION_PORT(v) \
		(((v) << 16) & BM_ENET_SWI_PORTSNOOP8_DESTINATION_PORT)
#define BP_ENET_SWI_PORTSNOOP8_RSRVD0	5
#define BM_ENET_SWI_PORTSNOOP8_RSRVD0	0x0000FFE0
#define BF_ENET_SWI_PORTSNOOP8_RSRVD0(v)  \
		(((v) << 5) & BM_ENET_SWI_PORTSNOOP8_RSRVD0)
#define BM_ENET_SWI_PORTSNOOP8_COMPARE_SOURCE	0x00000010
#define BM_ENET_SWI_PORTSNOOP8_COMPARE_DEST	0x00000008
#define BP_ENET_SWI_PORTSNOOP8_MODE	1
#define BM_ENET_SWI_PORTSNOOP8_MODE	0x00000006
#define BF_ENET_SWI_PORTSNOOP8_MODE(v)  \
		(((v) << 1) & BM_ENET_SWI_PORTSNOOP8_MODE)
#define BM_ENET_SWI_PORTSNOOP8_ENABLE	0x00000001

#define HW_ENET_SWI_IPSNOOP1	(0x000080dc)

#define BP_ENET_SWI_IPSNOOP1_RSRVD1	16
#define BM_ENET_SWI_IPSNOOP1_RSRVD1	0xFFFF0000
#define BF_ENET_SWI_IPSNOOP1_RSRVD1(v) \
		(((v) << 16) & BM_ENET_SWI_IPSNOOP1_RSRVD1)
#define BP_ENET_SWI_IPSNOOP1_PROTOCOL	8
#define BM_ENET_SWI_IPSNOOP1_PROTOCOL	0x0000FF00
#define BF_ENET_SWI_IPSNOOP1_PROTOCOL(v)  \
		(((v) << 8) & BM_ENET_SWI_IPSNOOP1_PROTOCOL)
#define BP_ENET_SWI_IPSNOOP1_RSRVD0	3
#define BM_ENET_SWI_IPSNOOP1_RSRVD0	0x000000F8
#define BF_ENET_SWI_IPSNOOP1_RSRVD0(v)  \
		(((v) << 3) & BM_ENET_SWI_IPSNOOP1_RSRVD0)
#define BP_ENET_SWI_IPSNOOP1_MODE	1
#define BM_ENET_SWI_IPSNOOP1_MODE	0x00000006
#define BF_ENET_SWI_IPSNOOP1_MODE(v)  \
		(((v) << 1) & BM_ENET_SWI_IPSNOOP1_MODE)
#define BM_ENET_SWI_IPSNOOP1_ENABLE	0x00000001

#define HW_ENET_SWI_IPSNOOP2	(0x000080e0)

#define BP_ENET_SWI_IPSNOOP2_RSRVD1	16
#define BM_ENET_SWI_IPSNOOP2_RSRVD1	0xFFFF0000
#define BF_ENET_SWI_IPSNOOP2_RSRVD1(v) \
		(((v) << 16) & BM_ENET_SWI_IPSNOOP2_RSRVD1)
#define BP_ENET_SWI_IPSNOOP2_PROTOCOL	8
#define BM_ENET_SWI_IPSNOOP2_PROTOCOL	0x0000FF00
#define BF_ENET_SWI_IPSNOOP2_PROTOCOL(v)  \
		(((v) << 8) & BM_ENET_SWI_IPSNOOP2_PROTOCOL)
#define BP_ENET_SWI_IPSNOOP2_RSRVD0	3
#define BM_ENET_SWI_IPSNOOP2_RSRVD0	0x000000F8
#define BF_ENET_SWI_IPSNOOP2_RSRVD0(v)  \
		(((v) << 3) & BM_ENET_SWI_IPSNOOP2_RSRVD0)
#define BP_ENET_SWI_IPSNOOP2_MODE	1
#define BM_ENET_SWI_IPSNOOP2_MODE	0x00000006
#define BF_ENET_SWI_IPSNOOP2_MODE(v)  \
		(((v) << 1) & BM_ENET_SWI_IPSNOOP2_MODE)
#define BM_ENET_SWI_IPSNOOP2_ENABLE	0x00000001

#define HW_ENET_SWI_IPSNOOP3	(0x000080e4)

#define BP_ENET_SWI_IPSNOOP3_RSRVD1	16
#define BM_ENET_SWI_IPSNOOP3_RSRVD1	0xFFFF0000
#define BF_ENET_SWI_IPSNOOP3_RSRVD1(v) \
		(((v) << 16) & BM_ENET_SWI_IPSNOOP3_RSRVD1)
#define BP_ENET_SWI_IPSNOOP3_PROTOCOL	8
#define BM_ENET_SWI_IPSNOOP3_PROTOCOL	0x0000FF00
#define BF_ENET_SWI_IPSNOOP3_PROTOCOL(v)  \
		(((v) << 8) & BM_ENET_SWI_IPSNOOP3_PROTOCOL)
#define BP_ENET_SWI_IPSNOOP3_RSRVD0	3
#define BM_ENET_SWI_IPSNOOP3_RSRVD0	0x000000F8
#define BF_ENET_SWI_IPSNOOP3_RSRVD0(v)  \
		(((v) << 3) & BM_ENET_SWI_IPSNOOP3_RSRVD0)
#define BP_ENET_SWI_IPSNOOP3_MODE	1
#define BM_ENET_SWI_IPSNOOP3_MODE	0x00000006
#define BF_ENET_SWI_IPSNOOP3_MODE(v)  \
		(((v) << 1) & BM_ENET_SWI_IPSNOOP3_MODE)
#define BM_ENET_SWI_IPSNOOP3_ENABLE	0x00000001

#define HW_ENET_SWI_IPSNOOP4	(0x000080e8)

#define BP_ENET_SWI_IPSNOOP4_RSRVD1	16
#define BM_ENET_SWI_IPSNOOP4_RSRVD1	0xFFFF0000
#define BF_ENET_SWI_IPSNOOP4_RSRVD1(v) \
		(((v) << 16) & BM_ENET_SWI_IPSNOOP4_RSRVD1)
#define BP_ENET_SWI_IPSNOOP4_PROTOCOL	8
#define BM_ENET_SWI_IPSNOOP4_PROTOCOL	0x0000FF00
#define BF_ENET_SWI_IPSNOOP4_PROTOCOL(v)  \
		(((v) << 8) & BM_ENET_SWI_IPSNOOP4_PROTOCOL)
#define BP_ENET_SWI_IPSNOOP4_RSRVD0	3
#define BM_ENET_SWI_IPSNOOP4_RSRVD0	0x000000F8
#define BF_ENET_SWI_IPSNOOP4_RSRVD0(v)  \
		(((v) << 3) & BM_ENET_SWI_IPSNOOP4_RSRVD0)
#define BP_ENET_SWI_IPSNOOP4_MODE	1
#define BM_ENET_SWI_IPSNOOP4_MODE	0x00000006
#define BF_ENET_SWI_IPSNOOP4_MODE(v)  \
		(((v) << 1) & BM_ENET_SWI_IPSNOOP4_MODE)
#define BM_ENET_SWI_IPSNOOP4_ENABLE	0x00000001

#define HW_ENET_SWI_IPSNOOP5	(0x000080ec)

#define BP_ENET_SWI_IPSNOOP5_RSRVD1	16
#define BM_ENET_SWI_IPSNOOP5_RSRVD1	0xFFFF0000
#define BF_ENET_SWI_IPSNOOP5_RSRVD1(v) \
		(((v) << 16) & BM_ENET_SWI_IPSNOOP5_RSRVD1)
#define BP_ENET_SWI_IPSNOOP5_PROTOCOL	8
#define BM_ENET_SWI_IPSNOOP5_PROTOCOL	0x0000FF00
#define BF_ENET_SWI_IPSNOOP5_PROTOCOL(v)  \
		(((v) << 8) & BM_ENET_SWI_IPSNOOP5_PROTOCOL)
#define BP_ENET_SWI_IPSNOOP5_RSRVD0	3
#define BM_ENET_SWI_IPSNOOP5_RSRVD0	0x000000F8
#define BF_ENET_SWI_IPSNOOP5_RSRVD0(v)  \
		(((v) << 3) & BM_ENET_SWI_IPSNOOP5_RSRVD0)
#define BP_ENET_SWI_IPSNOOP5_MODE	1
#define BM_ENET_SWI_IPSNOOP5_MODE	0x00000006
#define BF_ENET_SWI_IPSNOOP5_MODE(v)  \
		(((v) << 1) & BM_ENET_SWI_IPSNOOP5_MODE)
#define BM_ENET_SWI_IPSNOOP5_ENABLE	0x00000001

#define HW_ENET_SWI_IPSNOOP6	(0x000080f0)

#define BP_ENET_SWI_IPSNOOP6_RSRVD1	16
#define BM_ENET_SWI_IPSNOOP6_RSRVD1	0xFFFF0000
#define BF_ENET_SWI_IPSNOOP6_RSRVD1(v) \
		(((v) << 16) & BM_ENET_SWI_IPSNOOP6_RSRVD1)
#define BP_ENET_SWI_IPSNOOP6_PROTOCOL	8
#define BM_ENET_SWI_IPSNOOP6_PROTOCOL	0x0000FF00
#define BF_ENET_SWI_IPSNOOP6_PROTOCOL(v)  \
		(((v) << 8) & BM_ENET_SWI_IPSNOOP6_PROTOCOL)
#define BP_ENET_SWI_IPSNOOP6_RSRVD0	3
#define BM_ENET_SWI_IPSNOOP6_RSRVD0	0x000000F8
#define BF_ENET_SWI_IPSNOOP6_RSRVD0(v)  \
		(((v) << 3) & BM_ENET_SWI_IPSNOOP6_RSRVD0)
#define BP_ENET_SWI_IPSNOOP6_MODE	1
#define BM_ENET_SWI_IPSNOOP6_MODE	0x00000006
#define BF_ENET_SWI_IPSNOOP6_MODE(v)  \
		(((v) << 1) & BM_ENET_SWI_IPSNOOP6_MODE)
#define BM_ENET_SWI_IPSNOOP6_ENABLE	0x00000001

#define HW_ENET_SWI_IPSNOOP7	(0x000080f4)

#define BP_ENET_SWI_IPSNOOP7_RSRVD1	16
#define BM_ENET_SWI_IPSNOOP7_RSRVD1	0xFFFF0000
#define BF_ENET_SWI_IPSNOOP7_RSRVD1(v) \
		(((v) << 16) & BM_ENET_SWI_IPSNOOP7_RSRVD1)
#define BP_ENET_SWI_IPSNOOP7_PROTOCOL	8
#define BM_ENET_SWI_IPSNOOP7_PROTOCOL	0x0000FF00
#define BF_ENET_SWI_IPSNOOP7_PROTOCOL(v)  \
		(((v) << 8) & BM_ENET_SWI_IPSNOOP7_PROTOCOL)
#define BP_ENET_SWI_IPSNOOP7_RSRVD0	3
#define BM_ENET_SWI_IPSNOOP7_RSRVD0	0x000000F8
#define BF_ENET_SWI_IPSNOOP7_RSRVD0(v)  \
		(((v) << 3) & BM_ENET_SWI_IPSNOOP7_RSRVD0)
#define BP_ENET_SWI_IPSNOOP7_MODE	1
#define BM_ENET_SWI_IPSNOOP7_MODE	0x00000006
#define BF_ENET_SWI_IPSNOOP7_MODE(v)  \
		(((v) << 1) & BM_ENET_SWI_IPSNOOP7_MODE)
#define BM_ENET_SWI_IPSNOOP7_ENABLE	0x00000001

#define HW_ENET_SWI_IPSNOOP8	(0x000080f8)

#define BP_ENET_SWI_IPSNOOP8_RSRVD1	16
#define BM_ENET_SWI_IPSNOOP8_RSRVD1	0xFFFF0000
#define BF_ENET_SWI_IPSNOOP8_RSRVD1(v) \
		(((v) << 16) & BM_ENET_SWI_IPSNOOP8_RSRVD1)
#define BP_ENET_SWI_IPSNOOP8_PROTOCOL	8
#define BM_ENET_SWI_IPSNOOP8_PROTOCOL	0x0000FF00
#define BF_ENET_SWI_IPSNOOP8_PROTOCOL(v)  \
		(((v) << 8) & BM_ENET_SWI_IPSNOOP8_PROTOCOL)
#define BP_ENET_SWI_IPSNOOP8_RSRVD0	3
#define BM_ENET_SWI_IPSNOOP8_RSRVD0	0x000000F8
#define BF_ENET_SWI_IPSNOOP8_RSRVD0(v)  \
		(((v) << 3) & BM_ENET_SWI_IPSNOOP8_RSRVD0)
#define BP_ENET_SWI_IPSNOOP8_MODE	1
#define BM_ENET_SWI_IPSNOOP8_MODE	0x00000006
#define BF_ENET_SWI_IPSNOOP8_MODE(v)  \
		(((v) << 1) & BM_ENET_SWI_IPSNOOP8_MODE)
#define BM_ENET_SWI_IPSNOOP8_ENABLE	0x00000001

#define HW_ENET_SWI_VLAN_PRIORITY0	(0x000080fc)

#define BP_ENET_SWI_VLAN_PRIORITY0_RSRVD0	24
#define BM_ENET_SWI_VLAN_PRIORITY0_RSRVD0	0xFF000000
#define BF_ENET_SWI_VLAN_PRIORITY0_RSRVD0(v) \
		(((v) << 24) & BM_ENET_SWI_VLAN_PRIORITY0_RSRVD0)
#define BP_ENET_SWI_VLAN_PRIORITY0_P7	21
#define BM_ENET_SWI_VLAN_PRIORITY0_P7	0x00E00000
#define BF_ENET_SWI_VLAN_PRIORITY0_P7(v)  \
		(((v) << 21) & BM_ENET_SWI_VLAN_PRIORITY0_P7)
#define BP_ENET_SWI_VLAN_PRIORITY0_P6	18
#define BM_ENET_SWI_VLAN_PRIORITY0_P6	0x001C0000
#define BF_ENET_SWI_VLAN_PRIORITY0_P6(v)  \
		(((v) << 18) & BM_ENET_SWI_VLAN_PRIORITY0_P6)
#define BP_ENET_SWI_VLAN_PRIORITY0_P5	15
#define BM_ENET_SWI_VLAN_PRIORITY0_P5	0x00038000
#define BF_ENET_SWI_VLAN_PRIORITY0_P5(v)  \
		(((v) << 15) & BM_ENET_SWI_VLAN_PRIORITY0_P5)
#define BP_ENET_SWI_VLAN_PRIORITY0_P4	12
#define BM_ENET_SWI_VLAN_PRIORITY0_P4	0x00007000
#define BF_ENET_SWI_VLAN_PRIORITY0_P4(v)  \
		(((v) << 12) & BM_ENET_SWI_VLAN_PRIORITY0_P4)
#define BP_ENET_SWI_VLAN_PRIORITY0_P3	9
#define BM_ENET_SWI_VLAN_PRIORITY0_P3	0x00000E00
#define BF_ENET_SWI_VLAN_PRIORITY0_P3(v)  \
		(((v) << 9) & BM_ENET_SWI_VLAN_PRIORITY0_P3)
#define BP_ENET_SWI_VLAN_PRIORITY0_P2	6
#define BM_ENET_SWI_VLAN_PRIORITY0_P2	0x000001C0
#define BF_ENET_SWI_VLAN_PRIORITY0_P2(v)  \
		(((v) << 6) & BM_ENET_SWI_VLAN_PRIORITY0_P2)
#define BP_ENET_SWI_VLAN_PRIORITY0_P1	3
#define BM_ENET_SWI_VLAN_PRIORITY0_P1	0x00000038
#define BF_ENET_SWI_VLAN_PRIORITY0_P1(v)  \
		(((v) << 3) & BM_ENET_SWI_VLAN_PRIORITY0_P1)
#define BP_ENET_SWI_VLAN_PRIORITY0_P0	0
#define BM_ENET_SWI_VLAN_PRIORITY0_P0	0x00000007
#define BF_ENET_SWI_VLAN_PRIORITY0_P0(v)  \
		(((v) << 0) & BM_ENET_SWI_VLAN_PRIORITY0_P0)

#define HW_ENET_SWI_VLAN_PRIORITY1	(0x00008100)

#define BP_ENET_SWI_VLAN_PRIORITY1_RSRVD0	24
#define BM_ENET_SWI_VLAN_PRIORITY1_RSRVD0	0xFF000000
#define BF_ENET_SWI_VLAN_PRIORITY1_RSRVD0(v) \
		(((v) << 24) & BM_ENET_SWI_VLAN_PRIORITY1_RSRVD0)
#define BP_ENET_SWI_VLAN_PRIORITY1_P7	21
#define BM_ENET_SWI_VLAN_PRIORITY1_P7	0x00E00000
#define BF_ENET_SWI_VLAN_PRIORITY1_P7(v)  \
		(((v) << 21) & BM_ENET_SWI_VLAN_PRIORITY1_P7)
#define BP_ENET_SWI_VLAN_PRIORITY1_P6	18
#define BM_ENET_SWI_VLAN_PRIORITY1_P6	0x001C0000
#define BF_ENET_SWI_VLAN_PRIORITY1_P6(v)  \
		(((v) << 18) & BM_ENET_SWI_VLAN_PRIORITY1_P6)
#define BP_ENET_SWI_VLAN_PRIORITY1_P5	15
#define BM_ENET_SWI_VLAN_PRIORITY1_P5	0x00038000
#define BF_ENET_SWI_VLAN_PRIORITY1_P5(v)  \
		(((v) << 15) & BM_ENET_SWI_VLAN_PRIORITY1_P5)
#define BP_ENET_SWI_VLAN_PRIORITY1_P4	12
#define BM_ENET_SWI_VLAN_PRIORITY1_P4	0x00007000
#define BF_ENET_SWI_VLAN_PRIORITY1_P4(v)  \
		(((v) << 12) & BM_ENET_SWI_VLAN_PRIORITY1_P4)
#define BP_ENET_SWI_VLAN_PRIORITY1_P3	9
#define BM_ENET_SWI_VLAN_PRIORITY1_P3	0x00000E00
#define BF_ENET_SWI_VLAN_PRIORITY1_P3(v)  \
		(((v) << 9) & BM_ENET_SWI_VLAN_PRIORITY1_P3)
#define BP_ENET_SWI_VLAN_PRIORITY1_P2	6
#define BM_ENET_SWI_VLAN_PRIORITY1_P2	0x000001C0
#define BF_ENET_SWI_VLAN_PRIORITY1_P2(v)  \
		(((v) << 6) & BM_ENET_SWI_VLAN_PRIORITY1_P2)
#define BP_ENET_SWI_VLAN_PRIORITY1_P1	3
#define BM_ENET_SWI_VLAN_PRIORITY1_P1	0x00000038
#define BF_ENET_SWI_VLAN_PRIORITY1_P1(v)  \
		(((v) << 3) & BM_ENET_SWI_VLAN_PRIORITY1_P1)
#define BP_ENET_SWI_VLAN_PRIORITY1_P0	0
#define BM_ENET_SWI_VLAN_PRIORITY1_P0	0x00000007
#define BF_ENET_SWI_VLAN_PRIORITY1_P0(v)  \
		(((v) << 0) & BM_ENET_SWI_VLAN_PRIORITY1_P0)

#define HW_ENET_SWI_VLAN_PRIORITY2	(0x00008104)

#define BP_ENET_SWI_VLAN_PRIORITY2_RSRVD0	24
#define BM_ENET_SWI_VLAN_PRIORITY2_RSRVD0	0xFF000000
#define BF_ENET_SWI_VLAN_PRIORITY2_RSRVD0(v) \
		(((v) << 24) & BM_ENET_SWI_VLAN_PRIORITY2_RSRVD0)
#define BP_ENET_SWI_VLAN_PRIORITY2_P7	21
#define BM_ENET_SWI_VLAN_PRIORITY2_P7	0x00E00000
#define BF_ENET_SWI_VLAN_PRIORITY2_P7(v)  \
		(((v) << 21) & BM_ENET_SWI_VLAN_PRIORITY2_P7)
#define BP_ENET_SWI_VLAN_PRIORITY2_P6	18
#define BM_ENET_SWI_VLAN_PRIORITY2_P6	0x001C0000
#define BF_ENET_SWI_VLAN_PRIORITY2_P6(v)  \
		(((v) << 18) & BM_ENET_SWI_VLAN_PRIORITY2_P6)
#define BP_ENET_SWI_VLAN_PRIORITY2_P5	15
#define BM_ENET_SWI_VLAN_PRIORITY2_P5	0x00038000
#define BF_ENET_SWI_VLAN_PRIORITY2_P5(v)  \
		(((v) << 15) & BM_ENET_SWI_VLAN_PRIORITY2_P5)
#define BP_ENET_SWI_VLAN_PRIORITY2_P4	12
#define BM_ENET_SWI_VLAN_PRIORITY2_P4	0x00007000
#define BF_ENET_SWI_VLAN_PRIORITY2_P4(v)  \
		(((v) << 12) & BM_ENET_SWI_VLAN_PRIORITY2_P4)
#define BP_ENET_SWI_VLAN_PRIORITY2_P3	9
#define BM_ENET_SWI_VLAN_PRIORITY2_P3	0x00000E00
#define BF_ENET_SWI_VLAN_PRIORITY2_P3(v)  \
		(((v) << 9) & BM_ENET_SWI_VLAN_PRIORITY2_P3)
#define BP_ENET_SWI_VLAN_PRIORITY2_P2	6
#define BM_ENET_SWI_VLAN_PRIORITY2_P2	0x000001C0
#define BF_ENET_SWI_VLAN_PRIORITY2_P2(v)  \
		(((v) << 6) & BM_ENET_SWI_VLAN_PRIORITY2_P2)
#define BP_ENET_SWI_VLAN_PRIORITY2_P1	3
#define BM_ENET_SWI_VLAN_PRIORITY2_P1	0x00000038
#define BF_ENET_SWI_VLAN_PRIORITY2_P1(v)  \
		(((v) << 3) & BM_ENET_SWI_VLAN_PRIORITY2_P1)
#define BP_ENET_SWI_VLAN_PRIORITY2_P0	0
#define BM_ENET_SWI_VLAN_PRIORITY2_P0	0x00000007
#define BF_ENET_SWI_VLAN_PRIORITY2_P0(v)  \
		(((v) << 0) & BM_ENET_SWI_VLAN_PRIORITY2_P0)

#define HW_ENET_SWI_IP_PRIORITY	(0x0000813c)

#define BM_ENET_SWI_IP_PRIORITY_READ	0x80000000
#define BP_ENET_SWI_IP_PRIORITY_RSRVD0	15
#define BM_ENET_SWI_IP_PRIORITY_RSRVD0	0x7FFF8000
#define BF_ENET_SWI_IP_PRIORITY_RSRVD0(v)  \
		(((v) << 15) & BM_ENET_SWI_IP_PRIORITY_RSRVD0)
#define BP_ENET_SWI_IP_PRIORITY_PRIORITY_PORT2	13
#define BM_ENET_SWI_IP_PRIORITY_PRIORITY_PORT2	0x00006000
#define BF_ENET_SWI_IP_PRIORITY_PRIORITY_PORT2(v)  \
		(((v) << 13) & BM_ENET_SWI_IP_PRIORITY_PRIORITY_PORT2)
#define BP_ENET_SWI_IP_PRIORITY_PRIORITY_PORT1	11
#define BM_ENET_SWI_IP_PRIORITY_PRIORITY_PORT1	0x00001800
#define BF_ENET_SWI_IP_PRIORITY_PRIORITY_PORT1(v)  \
		(((v) << 11) & BM_ENET_SWI_IP_PRIORITY_PRIORITY_PORT1)
#define BP_ENET_SWI_IP_PRIORITY_PRIORITY_PORT0	9
#define BM_ENET_SWI_IP_PRIORITY_PRIORITY_PORT0	0x00000600
#define BF_ENET_SWI_IP_PRIORITY_PRIORITY_PORT0(v)  \
		(((v) << 9) & BM_ENET_SWI_IP_PRIORITY_PRIORITY_PORT0)
#define BM_ENET_SWI_IP_PRIORITY_IPV4_SELECT	0x00000100
#define BP_ENET_SWI_IP_PRIORITY_ADDRESS	0
#define BM_ENET_SWI_IP_PRIORITY_ADDRESS	0x000000FF
#define BF_ENET_SWI_IP_PRIORITY_ADDRESS(v)  \
		(((v) << 0) & BM_ENET_SWI_IP_PRIORITY_ADDRESS)

#define HW_ENET_SWI_PRIORITY_CFG0	(0x0000817c)

#define BP_ENET_SWI_PRIORITY_CFG0_RSRVD1	7
#define BM_ENET_SWI_PRIORITY_CFG0_RSRVD1	0xFFFFFF80
#define BF_ENET_SWI_PRIORITY_CFG0_RSRVD1(v) \
		(((v) << 7) & BM_ENET_SWI_PRIORITY_CFG0_RSRVD1)
#define BP_ENET_SWI_PRIORITY_CFG0_DEFAULT_PRIORITY	4
#define BM_ENET_SWI_PRIORITY_CFG0_DEFAULT_PRIORITY	0x00000070
#define BF_ENET_SWI_PRIORITY_CFG0_DEFAULT_PRIORITY(v)  \
		(((v) << 4) & BM_ENET_SWI_PRIORITY_CFG0_DEFAULT_PRIORITY)
#define BM_ENET_SWI_PRIORITY_CFG0_RSRVD0	0x00000008
#define BM_ENET_SWI_PRIORITY_CFG0_MAC_EN	0x00000004
#define BM_ENET_SWI_PRIORITY_CFG0_IP_EN	0x00000002
#define BM_ENET_SWI_PRIORITY_CFG0_VLAN_EN	0x00000001

#define HW_ENET_SWI_PRIORITY_CFG1	(0x00008180)

#define BP_ENET_SWI_PRIORITY_CFG1_RSRVD1	7
#define BM_ENET_SWI_PRIORITY_CFG1_RSRVD1	0xFFFFFF80
#define BF_ENET_SWI_PRIORITY_CFG1_RSRVD1(v) \
		(((v) << 7) & BM_ENET_SWI_PRIORITY_CFG1_RSRVD1)
#define BP_ENET_SWI_PRIORITY_CFG1_DEFAULT_PRIORITY	4
#define BM_ENET_SWI_PRIORITY_CFG1_DEFAULT_PRIORITY	0x00000070
#define BF_ENET_SWI_PRIORITY_CFG1_DEFAULT_PRIORITY(v)  \
		(((v) << 4) & BM_ENET_SWI_PRIORITY_CFG1_DEFAULT_PRIORITY)
#define BM_ENET_SWI_PRIORITY_CFG1_RSRVD0	0x00000008
#define BM_ENET_SWI_PRIORITY_CFG1_MAC_EN	0x00000004
#define BM_ENET_SWI_PRIORITY_CFG1_IP_EN	0x00000002
#define BM_ENET_SWI_PRIORITY_CFG1_VLAN_EN	0x00000001

#define HW_ENET_SWI_PRIORITY_CFG2	(0x00008184)

#define BP_ENET_SWI_PRIORITY_CFG2_RSRVD1	7
#define BM_ENET_SWI_PRIORITY_CFG2_RSRVD1	0xFFFFFF80
#define BF_ENET_SWI_PRIORITY_CFG2_RSRVD1(v) \
		(((v) << 7) & BM_ENET_SWI_PRIORITY_CFG2_RSRVD1)
#define BP_ENET_SWI_PRIORITY_CFG2_DEFAULT_PRIORITY	4
#define BM_ENET_SWI_PRIORITY_CFG2_DEFAULT_PRIORITY	0x00000070
#define BF_ENET_SWI_PRIORITY_CFG2_DEFAULT_PRIORITY(v)  \
		(((v) << 4) & BM_ENET_SWI_PRIORITY_CFG2_DEFAULT_PRIORITY)
#define BM_ENET_SWI_PRIORITY_CFG2_RSRVD0	0x00000008
#define BM_ENET_SWI_PRIORITY_CFG2_MAC_EN	0x00000004
#define BM_ENET_SWI_PRIORITY_CFG2_IP_EN	0x00000002
#define BM_ENET_SWI_PRIORITY_CFG2_VLAN_EN	0x00000001

#define HW_ENET_SWI_SYSTEM_TAGINFO0	(0x000081fc)

#define BP_ENET_SWI_SYSTEM_TAGINFO0_RSRVD0	16
#define BM_ENET_SWI_SYSTEM_TAGINFO0_RSRVD0	0xFFFF0000
#define BF_ENET_SWI_SYSTEM_TAGINFO0_RSRVD0(v) \
		(((v) << 16) & BM_ENET_SWI_SYSTEM_TAGINFO0_RSRVD0)
#define BP_ENET_SWI_SYSTEM_TAGINFO0_SYSTEM_TAGINFO0	0
#define BM_ENET_SWI_SYSTEM_TAGINFO0_SYSTEM_TAGINFO0	0x0000FFFF
#define BF_ENET_SWI_SYSTEM_TAGINFO0_SYSTEM_TAGINFO0(v)  \
		(((v) << 0) & BM_ENET_SWI_SYSTEM_TAGINFO0_SYSTEM_TAGINFO0)

#define HW_ENET_SWI_SYSTEM_TAGINFO1	(0x00008200)

#define BP_ENET_SWI_SYSTEM_TAGINFO1_RSRVD0	16
#define BM_ENET_SWI_SYSTEM_TAGINFO1_RSRVD0	0xFFFF0000
#define BF_ENET_SWI_SYSTEM_TAGINFO1_RSRVD0(v) \
		(((v) << 16) & BM_ENET_SWI_SYSTEM_TAGINFO1_RSRVD0)
#define BP_ENET_SWI_SYSTEM_TAGINFO1_SYSTEM_TAGINFO0	0
#define BM_ENET_SWI_SYSTEM_TAGINFO1_SYSTEM_TAGINFO0	0x0000FFFF
#define BF_ENET_SWI_SYSTEM_TAGINFO1_SYSTEM_TAGINFO0(v)  \
		(((v) << 0) & BM_ENET_SWI_SYSTEM_TAGINFO1_SYSTEM_TAGINFO0)

#define HW_ENET_SWI_SYSTEM_TAGINFO2	(0x00008204)

#define BP_ENET_SWI_SYSTEM_TAGINFO2_RSRVD0	16
#define BM_ENET_SWI_SYSTEM_TAGINFO2_RSRVD0	0xFFFF0000
#define BF_ENET_SWI_SYSTEM_TAGINFO2_RSRVD0(v) \
		(((v) << 16) & BM_ENET_SWI_SYSTEM_TAGINFO2_RSRVD0)
#define BP_ENET_SWI_SYSTEM_TAGINFO2_SYSTEM_TAGINFO0	0
#define BM_ENET_SWI_SYSTEM_TAGINFO2_SYSTEM_TAGINFO0	0x0000FFFF
#define BF_ENET_SWI_SYSTEM_TAGINFO2_SYSTEM_TAGINFO0(v)  \
		(((v) << 0) & BM_ENET_SWI_SYSTEM_TAGINFO2_SYSTEM_TAGINFO0)

#define HW_ENET_SWI_VLAN_RES_TABLE_0	(0x0000827c)

#define BP_ENET_SWI_VLAN_RES_TABLE_0_RSRVD0	15
#define BM_ENET_SWI_VLAN_RES_TABLE_0_RSRVD0	0xFFFF8000
#define BF_ENET_SWI_VLAN_RES_TABLE_0_RSRVD0(v) \
		(((v) << 15) & BM_ENET_SWI_VLAN_RES_TABLE_0_RSRVD0)
#define BP_ENET_SWI_VLAN_RES_TABLE_0_VLAN_ID_0	3
#define BM_ENET_SWI_VLAN_RES_TABLE_0_VLAN_ID_0	0x00007FF8
#define BF_ENET_SWI_VLAN_RES_TABLE_0_VLAN_ID_0(v)  \
		(((v) << 3) & BM_ENET_SWI_VLAN_RES_TABLE_0_VLAN_ID_0)
#define BM_ENET_SWI_VLAN_RES_TABLE_0_PORT_2	0x00000004
#define BM_ENET_SWI_VLAN_RES_TABLE_0_PORT_1	0x00000002
#define BM_ENET_SWI_VLAN_RES_TABLE_0_PORT_0	0x00000001

#define HW_ENET_SWI_VLAN_RES_TABLE_1	(0x00008280)

#define BP_ENET_SWI_VLAN_RES_TABLE_1_RSRVD0	15
#define BM_ENET_SWI_VLAN_RES_TABLE_1_RSRVD0	0xFFFF8000
#define BF_ENET_SWI_VLAN_RES_TABLE_1_RSRVD0(v) \
		(((v) << 15) & BM_ENET_SWI_VLAN_RES_TABLE_1_RSRVD0)
#define BP_ENET_SWI_VLAN_RES_TABLE_1_VLAN_ID_1	3
#define BM_ENET_SWI_VLAN_RES_TABLE_1_VLAN_ID_1	0x00007FF8
#define BF_ENET_SWI_VLAN_RES_TABLE_1_VLAN_ID_1(v)  \
		(((v) << 3) & BM_ENET_SWI_VLAN_RES_TABLE_1_VLAN_ID_1)
#define BM_ENET_SWI_VLAN_RES_TABLE_1_PORT_2	0x00000004
#define BM_ENET_SWI_VLAN_RES_TABLE_1_PORT_1	0x00000002
#define BM_ENET_SWI_VLAN_RES_TABLE_1_PORT_0	0x00000001

#define HW_ENET_SWI_VLAN_RES_TABLE_2	(0x00008284)

#define BP_ENET_SWI_VLAN_RES_TABLE_2_RSRVD0	15
#define BM_ENET_SWI_VLAN_RES_TABLE_2_RSRVD0	0xFFFF8000
#define BF_ENET_SWI_VLAN_RES_TABLE_2_RSRVD0(v) \
		(((v) << 15) & BM_ENET_SWI_VLAN_RES_TABLE_2_RSRVD0)
#define BP_ENET_SWI_VLAN_RES_TABLE_2_VLAN_ID_2	3
#define BM_ENET_SWI_VLAN_RES_TABLE_2_VLAN_ID_2	0x00007FF8
#define BF_ENET_SWI_VLAN_RES_TABLE_2_VLAN_ID_2(v)  \
		(((v) << 3) & BM_ENET_SWI_VLAN_RES_TABLE_2_VLAN_ID_2)
#define BM_ENET_SWI_VLAN_RES_TABLE_2_PORT_2	0x00000004
#define BM_ENET_SWI_VLAN_RES_TABLE_2_PORT_1	0x00000002
#define BM_ENET_SWI_VLAN_RES_TABLE_2_PORT_0	0x00000001

#define HW_ENET_SWI_VLAN_RES_TABLE_3	(0x00008288)

#define BP_ENET_SWI_VLAN_RES_TABLE_3_RSRVD0	15
#define BM_ENET_SWI_VLAN_RES_TABLE_3_RSRVD0	0xFFFF8000
#define BF_ENET_SWI_VLAN_RES_TABLE_3_RSRVD0(v) \
		(((v) << 15) & BM_ENET_SWI_VLAN_RES_TABLE_3_RSRVD0)
#define BP_ENET_SWI_VLAN_RES_TABLE_3_VLAN_ID_3	3
#define BM_ENET_SWI_VLAN_RES_TABLE_3_VLAN_ID_3	0x00007FF8
#define BF_ENET_SWI_VLAN_RES_TABLE_3_VLAN_ID_3(v)  \
		(((v) << 3) & BM_ENET_SWI_VLAN_RES_TABLE_3_VLAN_ID_3)
#define BM_ENET_SWI_VLAN_RES_TABLE_3_PORT_2	0x00000004
#define BM_ENET_SWI_VLAN_RES_TABLE_3_PORT_1	0x00000002
#define BM_ENET_SWI_VLAN_RES_TABLE_3_PORT_0	0x00000001

#define HW_ENET_SWI_VLAN_RES_TABLE_4	(0x0000828c)

#define BP_ENET_SWI_VLAN_RES_TABLE_4_RSRVD0	15
#define BM_ENET_SWI_VLAN_RES_TABLE_4_RSRVD0	0xFFFF8000
#define BF_ENET_SWI_VLAN_RES_TABLE_4_RSRVD0(v) \
		(((v) << 15) & BM_ENET_SWI_VLAN_RES_TABLE_4_RSRVD0)
#define BP_ENET_SWI_VLAN_RES_TABLE_4_VLAN_ID_4	3
#define BM_ENET_SWI_VLAN_RES_TABLE_4_VLAN_ID_4	0x00007FF8
#define BF_ENET_SWI_VLAN_RES_TABLE_4_VLAN_ID_4(v)  \
		(((v) << 3) & BM_ENET_SWI_VLAN_RES_TABLE_4_VLAN_ID_4)
#define BM_ENET_SWI_VLAN_RES_TABLE_4_PORT_2	0x00000004
#define BM_ENET_SWI_VLAN_RES_TABLE_4_PORT_1	0x00000002
#define BM_ENET_SWI_VLAN_RES_TABLE_4_PORT_0	0x00000001

#define HW_ENET_SWI_VLAN_RES_TABLE_5	(0x00008290)

#define BP_ENET_SWI_VLAN_RES_TABLE_5_RSRVD0	15
#define BM_ENET_SWI_VLAN_RES_TABLE_5_RSRVD0	0xFFFF8000
#define BF_ENET_SWI_VLAN_RES_TABLE_5_RSRVD0(v) \
		(((v) << 15) & BM_ENET_SWI_VLAN_RES_TABLE_5_RSRVD0)
#define BP_ENET_SWI_VLAN_RES_TABLE_5_VLAN_ID_5	3
#define BM_ENET_SWI_VLAN_RES_TABLE_5_VLAN_ID_5	0x00007FF8
#define BF_ENET_SWI_VLAN_RES_TABLE_5_VLAN_ID_5(v)  \
		(((v) << 3) & BM_ENET_SWI_VLAN_RES_TABLE_5_VLAN_ID_5)
#define BM_ENET_SWI_VLAN_RES_TABLE_5_PORT_2	0x00000004
#define BM_ENET_SWI_VLAN_RES_TABLE_5_PORT_1	0x00000002
#define BM_ENET_SWI_VLAN_RES_TABLE_5_PORT_0	0x00000001

#define HW_ENET_SWI_VLAN_RES_TABLE_6	(0x00008294)

#define BP_ENET_SWI_VLAN_RES_TABLE_6_RSRVD0	15
#define BM_ENET_SWI_VLAN_RES_TABLE_6_RSRVD0	0xFFFF8000
#define BF_ENET_SWI_VLAN_RES_TABLE_6_RSRVD0(v) \
		(((v) << 15) & BM_ENET_SWI_VLAN_RES_TABLE_6_RSRVD0)
#define BP_ENET_SWI_VLAN_RES_TABLE_6_VLAN_ID_6	3
#define BM_ENET_SWI_VLAN_RES_TABLE_6_VLAN_ID_6	0x00007FF8
#define BF_ENET_SWI_VLAN_RES_TABLE_6_VLAN_ID_6(v)  \
		(((v) << 3) & BM_ENET_SWI_VLAN_RES_TABLE_6_VLAN_ID_6)
#define BM_ENET_SWI_VLAN_RES_TABLE_6_PORT_2	0x00000004
#define BM_ENET_SWI_VLAN_RES_TABLE_6_PORT_1	0x00000002
#define BM_ENET_SWI_VLAN_RES_TABLE_6_PORT_0	0x00000001

#define HW_ENET_SWI_VLAN_RES_TABLE_7	(0x00008298)

#define BP_ENET_SWI_VLAN_RES_TABLE_7_RSRVD0	15
#define BM_ENET_SWI_VLAN_RES_TABLE_7_RSRVD0	0xFFFF8000
#define BF_ENET_SWI_VLAN_RES_TABLE_7_RSRVD0(v) \
		(((v) << 15) & BM_ENET_SWI_VLAN_RES_TABLE_7_RSRVD0)
#define BP_ENET_SWI_VLAN_RES_TABLE_7_VLAN_ID_7	3
#define BM_ENET_SWI_VLAN_RES_TABLE_7_VLAN_ID_7	0x00007FF8
#define BF_ENET_SWI_VLAN_RES_TABLE_7_VLAN_ID_7(v)  \
		(((v) << 3) & BM_ENET_SWI_VLAN_RES_TABLE_7_VLAN_ID_7)
#define BM_ENET_SWI_VLAN_RES_TABLE_7_PORT_2	0x00000004
#define BM_ENET_SWI_VLAN_RES_TABLE_7_PORT_1	0x00000002
#define BM_ENET_SWI_VLAN_RES_TABLE_7_PORT_0	0x00000001

#define HW_ENET_SWI_VLAN_RES_TABLE_8	(0x0000829c)

#define BP_ENET_SWI_VLAN_RES_TABLE_8_RSRVD0	15
#define BM_ENET_SWI_VLAN_RES_TABLE_8_RSRVD0	0xFFFF8000
#define BF_ENET_SWI_VLAN_RES_TABLE_8_RSRVD0(v) \
		(((v) << 15) & BM_ENET_SWI_VLAN_RES_TABLE_8_RSRVD0)
#define BP_ENET_SWI_VLAN_RES_TABLE_8_VLAN_ID_8	3
#define BM_ENET_SWI_VLAN_RES_TABLE_8_VLAN_ID_8	0x00007FF8
#define BF_ENET_SWI_VLAN_RES_TABLE_8_VLAN_ID_8(v)  \
		(((v) << 3) & BM_ENET_SWI_VLAN_RES_TABLE_8_VLAN_ID_8)
#define BM_ENET_SWI_VLAN_RES_TABLE_8_PORT_2	0x00000004
#define BM_ENET_SWI_VLAN_RES_TABLE_8_PORT_1	0x00000002
#define BM_ENET_SWI_VLAN_RES_TABLE_8_PORT_0	0x00000001

#define HW_ENET_SWI_VLAN_RES_TABLE_9	(0x000082a0)

#define BP_ENET_SWI_VLAN_RES_TABLE_9_RSRVD0	15
#define BM_ENET_SWI_VLAN_RES_TABLE_9_RSRVD0	0xFFFF8000
#define BF_ENET_SWI_VLAN_RES_TABLE_9_RSRVD0(v) \
		(((v) << 15) & BM_ENET_SWI_VLAN_RES_TABLE_9_RSRVD0)
#define BP_ENET_SWI_VLAN_RES_TABLE_9_VLAN_ID_9	3
#define BM_ENET_SWI_VLAN_RES_TABLE_9_VLAN_ID_9	0x00007FF8
#define BF_ENET_SWI_VLAN_RES_TABLE_9_VLAN_ID_9(v)  \
		(((v) << 3) & BM_ENET_SWI_VLAN_RES_TABLE_9_VLAN_ID_9)
#define BM_ENET_SWI_VLAN_RES_TABLE_9_PORT_2	0x00000004
#define BM_ENET_SWI_VLAN_RES_TABLE_9_PORT_1	0x00000002
#define BM_ENET_SWI_VLAN_RES_TABLE_9_PORT_0	0x00000001

#define HW_ENET_SWI_VLAN_RES_TABLE_10	(0x000082a4)

#define BP_ENET_SWI_VLAN_RES_TABLE_10_RSRVD0	15
#define BM_ENET_SWI_VLAN_RES_TABLE_10_RSRVD0	0xFFFF8000
#define BF_ENET_SWI_VLAN_RES_TABLE_10_RSRVD0(v) \
		(((v) << 15) & BM_ENET_SWI_VLAN_RES_TABLE_10_RSRVD0)
#define BP_ENET_SWI_VLAN_RES_TABLE_10_VLAN_ID_10	3
#define BM_ENET_SWI_VLAN_RES_TABLE_10_VLAN_ID_10	0x00007FF8
#define BF_ENET_SWI_VLAN_RES_TABLE_10_VLAN_ID_10(v)  \
		(((v) << 3) & BM_ENET_SWI_VLAN_RES_TABLE_10_VLAN_ID_10)
#define BM_ENET_SWI_VLAN_RES_TABLE_10_PORT_2	0x00000004
#define BM_ENET_SWI_VLAN_RES_TABLE_10_PORT_1	0x00000002
#define BM_ENET_SWI_VLAN_RES_TABLE_10_PORT_0	0x00000001

#define HW_ENET_SWI_VLAN_RES_TABLE_11	(0x000082a8)

#define BP_ENET_SWI_VLAN_RES_TABLE_11_RSRVD0	15
#define BM_ENET_SWI_VLAN_RES_TABLE_11_RSRVD0	0xFFFF8000
#define BF_ENET_SWI_VLAN_RES_TABLE_11_RSRVD0(v) \
		(((v) << 15) & BM_ENET_SWI_VLAN_RES_TABLE_11_RSRVD0)
#define BP_ENET_SWI_VLAN_RES_TABLE_11_VLAN_ID_11	3
#define BM_ENET_SWI_VLAN_RES_TABLE_11_VLAN_ID_11	0x00007FF8
#define BF_ENET_SWI_VLAN_RES_TABLE_11_VLAN_ID_11(v)  \
		(((v) << 3) & BM_ENET_SWI_VLAN_RES_TABLE_11_VLAN_ID_11)
#define BM_ENET_SWI_VLAN_RES_TABLE_11_PORT_2	0x00000004
#define BM_ENET_SWI_VLAN_RES_TABLE_11_PORT_1	0x00000002
#define BM_ENET_SWI_VLAN_RES_TABLE_11_PORT_0	0x00000001

#define HW_ENET_SWI_VLAN_RES_TABLE_12	(0x000082ac)

#define BP_ENET_SWI_VLAN_RES_TABLE_12_RSRVD0	15
#define BM_ENET_SWI_VLAN_RES_TABLE_12_RSRVD0	0xFFFF8000
#define BF_ENET_SWI_VLAN_RES_TABLE_12_RSRVD0(v) \
		(((v) << 15) & BM_ENET_SWI_VLAN_RES_TABLE_12_RSRVD0)
#define BP_ENET_SWI_VLAN_RES_TABLE_12_VLAN_ID_12	3
#define BM_ENET_SWI_VLAN_RES_TABLE_12_VLAN_ID_12	0x00007FF8
#define BF_ENET_SWI_VLAN_RES_TABLE_12_VLAN_ID_12(v)  \
		(((v) << 3) & BM_ENET_SWI_VLAN_RES_TABLE_12_VLAN_ID_12)
#define BM_ENET_SWI_VLAN_RES_TABLE_12_PORT_2	0x00000004
#define BM_ENET_SWI_VLAN_RES_TABLE_12_PORT_1	0x00000002
#define BM_ENET_SWI_VLAN_RES_TABLE_12_PORT_0	0x00000001

#define HW_ENET_SWI_VLAN_RES_TABLE_13	(0x000082b0)

#define BP_ENET_SWI_VLAN_RES_TABLE_13_RSRVD0	15
#define BM_ENET_SWI_VLAN_RES_TABLE_13_RSRVD0	0xFFFF8000
#define BF_ENET_SWI_VLAN_RES_TABLE_13_RSRVD0(v) \
		(((v) << 15) & BM_ENET_SWI_VLAN_RES_TABLE_13_RSRVD0)
#define BP_ENET_SWI_VLAN_RES_TABLE_13_VLAN_ID_13	3
#define BM_ENET_SWI_VLAN_RES_TABLE_13_VLAN_ID_13	0x00007FF8
#define BF_ENET_SWI_VLAN_RES_TABLE_13_VLAN_ID_13(v)  \
		(((v) << 3) & BM_ENET_SWI_VLAN_RES_TABLE_13_VLAN_ID_13)
#define BM_ENET_SWI_VLAN_RES_TABLE_13_PORT_2	0x00000004
#define BM_ENET_SWI_VLAN_RES_TABLE_13_PORT_1	0x00000002
#define BM_ENET_SWI_VLAN_RES_TABLE_13_PORT_0	0x00000001

#define HW_ENET_SWI_VLAN_RES_TABLE_14	(0x000082b4)

#define BP_ENET_SWI_VLAN_RES_TABLE_14_RSRVD0	15
#define BM_ENET_SWI_VLAN_RES_TABLE_14_RSRVD0	0xFFFF8000
#define BF_ENET_SWI_VLAN_RES_TABLE_14_RSRVD0(v) \
		(((v) << 15) & BM_ENET_SWI_VLAN_RES_TABLE_14_RSRVD0)
#define BP_ENET_SWI_VLAN_RES_TABLE_14_VLAN_ID_14	3
#define BM_ENET_SWI_VLAN_RES_TABLE_14_VLAN_ID_14	0x00007FF8
#define BF_ENET_SWI_VLAN_RES_TABLE_14_VLAN_ID_14(v)  \
		(((v) << 3) & BM_ENET_SWI_VLAN_RES_TABLE_14_VLAN_ID_14)
#define BM_ENET_SWI_VLAN_RES_TABLE_14_PORT_2	0x00000004
#define BM_ENET_SWI_VLAN_RES_TABLE_14_PORT_1	0x00000002
#define BM_ENET_SWI_VLAN_RES_TABLE_14_PORT_0	0x00000001

#define HW_ENET_SWI_VLAN_RES_TABLE_15	(0x000082b8)

#define BP_ENET_SWI_VLAN_RES_TABLE_15_RSRVD0	15
#define BM_ENET_SWI_VLAN_RES_TABLE_15_RSRVD0	0xFFFF8000
#define BF_ENET_SWI_VLAN_RES_TABLE_15_RSRVD0(v) \
		(((v) << 15) & BM_ENET_SWI_VLAN_RES_TABLE_15_RSRVD0)
#define BP_ENET_SWI_VLAN_RES_TABLE_15_VLAN_ID_15	3
#define BM_ENET_SWI_VLAN_RES_TABLE_15_VLAN_ID_15	0x00007FF8
#define BF_ENET_SWI_VLAN_RES_TABLE_15_VLAN_ID_15(v)  \
		(((v) << 3) & BM_ENET_SWI_VLAN_RES_TABLE_15_VLAN_ID_15)
#define BM_ENET_SWI_VLAN_RES_TABLE_15_PORT_2	0x00000004
#define BM_ENET_SWI_VLAN_RES_TABLE_15_PORT_1	0x00000002
#define BM_ENET_SWI_VLAN_RES_TABLE_15_PORT_0	0x00000001

#define HW_ENET_SWI_VLAN_RES_TABLE_16	(0x000082bc)

#define BP_ENET_SWI_VLAN_RES_TABLE_16_RSRVD0	15
#define BM_ENET_SWI_VLAN_RES_TABLE_16_RSRVD0	0xFFFF8000
#define BF_ENET_SWI_VLAN_RES_TABLE_16_RSRVD0(v) \
		(((v) << 15) & BM_ENET_SWI_VLAN_RES_TABLE_16_RSRVD0)
#define BP_ENET_SWI_VLAN_RES_TABLE_16_VLAN_ID_16	3
#define BM_ENET_SWI_VLAN_RES_TABLE_16_VLAN_ID_16	0x00007FF8
#define BF_ENET_SWI_VLAN_RES_TABLE_16_VLAN_ID_16(v)  \
		(((v) << 3) & BM_ENET_SWI_VLAN_RES_TABLE_16_VLAN_ID_16)
#define BM_ENET_SWI_VLAN_RES_TABLE_16_PORT_2	0x00000004
#define BM_ENET_SWI_VLAN_RES_TABLE_16_PORT_1	0x00000002
#define BM_ENET_SWI_VLAN_RES_TABLE_16_PORT_0	0x00000001

#define HW_ENET_SWI_VLAN_RES_TABLE_17	(0x000082c0)

#define BP_ENET_SWI_VLAN_RES_TABLE_17_RSRVD0	15
#define BM_ENET_SWI_VLAN_RES_TABLE_17_RSRVD0	0xFFFF8000
#define BF_ENET_SWI_VLAN_RES_TABLE_17_RSRVD0(v) \
		(((v) << 15) & BM_ENET_SWI_VLAN_RES_TABLE_17_RSRVD0)
#define BP_ENET_SWI_VLAN_RES_TABLE_17_VLAN_ID_17	3
#define BM_ENET_SWI_VLAN_RES_TABLE_17_VLAN_ID_17	0x00007FF8
#define BF_ENET_SWI_VLAN_RES_TABLE_17_VLAN_ID_17(v)  \
		(((v) << 3) & BM_ENET_SWI_VLAN_RES_TABLE_17_VLAN_ID_17)
#define BM_ENET_SWI_VLAN_RES_TABLE_17_PORT_2	0x00000004
#define BM_ENET_SWI_VLAN_RES_TABLE_17_PORT_1	0x00000002
#define BM_ENET_SWI_VLAN_RES_TABLE_17_PORT_0	0x00000001

#define HW_ENET_SWI_VLAN_RES_TABLE_18	(0x000082c4)

#define BP_ENET_SWI_VLAN_RES_TABLE_18_RSRVD0	15
#define BM_ENET_SWI_VLAN_RES_TABLE_18_RSRVD0	0xFFFF8000
#define BF_ENET_SWI_VLAN_RES_TABLE_18_RSRVD0(v) \
		(((v) << 15) & BM_ENET_SWI_VLAN_RES_TABLE_18_RSRVD0)
#define BP_ENET_SWI_VLAN_RES_TABLE_18_VLAN_ID_18	3
#define BM_ENET_SWI_VLAN_RES_TABLE_18_VLAN_ID_18	0x00007FF8
#define BF_ENET_SWI_VLAN_RES_TABLE_18_VLAN_ID_18(v)  \
		(((v) << 3) & BM_ENET_SWI_VLAN_RES_TABLE_18_VLAN_ID_18)
#define BM_ENET_SWI_VLAN_RES_TABLE_18_PORT_2	0x00000004
#define BM_ENET_SWI_VLAN_RES_TABLE_18_PORT_1	0x00000002
#define BM_ENET_SWI_VLAN_RES_TABLE_18_PORT_0	0x00000001

#define HW_ENET_SWI_VLAN_RES_TABLE_19	(0x000082c8)

#define BP_ENET_SWI_VLAN_RES_TABLE_19_RSRVD0	15
#define BM_ENET_SWI_VLAN_RES_TABLE_19_RSRVD0	0xFFFF8000
#define BF_ENET_SWI_VLAN_RES_TABLE_19_RSRVD0(v) \
		(((v) << 15) & BM_ENET_SWI_VLAN_RES_TABLE_19_RSRVD0)
#define BP_ENET_SWI_VLAN_RES_TABLE_19_VLAN_ID_19	3
#define BM_ENET_SWI_VLAN_RES_TABLE_19_VLAN_ID_19	0x00007FF8
#define BF_ENET_SWI_VLAN_RES_TABLE_19_VLAN_ID_19(v)  \
		(((v) << 3) & BM_ENET_SWI_VLAN_RES_TABLE_19_VLAN_ID_19)
#define BM_ENET_SWI_VLAN_RES_TABLE_19_PORT_2	0x00000004
#define BM_ENET_SWI_VLAN_RES_TABLE_19_PORT_1	0x00000002
#define BM_ENET_SWI_VLAN_RES_TABLE_19_PORT_0	0x00000001

#define HW_ENET_SWI_VLAN_RES_TABLE_20	(0x000082cc)

#define BP_ENET_SWI_VLAN_RES_TABLE_20_RSRVD0	15
#define BM_ENET_SWI_VLAN_RES_TABLE_20_RSRVD0	0xFFFF8000
#define BF_ENET_SWI_VLAN_RES_TABLE_20_RSRVD0(v) \
		(((v) << 15) & BM_ENET_SWI_VLAN_RES_TABLE_20_RSRVD0)
#define BP_ENET_SWI_VLAN_RES_TABLE_20_VLAN_ID_20	3
#define BM_ENET_SWI_VLAN_RES_TABLE_20_VLAN_ID_20	0x00007FF8
#define BF_ENET_SWI_VLAN_RES_TABLE_20_VLAN_ID_20(v)  \
		(((v) << 3) & BM_ENET_SWI_VLAN_RES_TABLE_20_VLAN_ID_20)
#define BM_ENET_SWI_VLAN_RES_TABLE_20_PORT_2	0x00000004
#define BM_ENET_SWI_VLAN_RES_TABLE_20_PORT_1	0x00000002
#define BM_ENET_SWI_VLAN_RES_TABLE_20_PORT_0	0x00000001

#define HW_ENET_SWI_VLAN_RES_TABLE_21	(0x000082d0)

#define BP_ENET_SWI_VLAN_RES_TABLE_21_RSRVD0	15
#define BM_ENET_SWI_VLAN_RES_TABLE_21_RSRVD0	0xFFFF8000
#define BF_ENET_SWI_VLAN_RES_TABLE_21_RSRVD0(v) \
		(((v) << 15) & BM_ENET_SWI_VLAN_RES_TABLE_21_RSRVD0)
#define BP_ENET_SWI_VLAN_RES_TABLE_21_VLAN_ID_21	3
#define BM_ENET_SWI_VLAN_RES_TABLE_21_VLAN_ID_21	0x00007FF8
#define BF_ENET_SWI_VLAN_RES_TABLE_21_VLAN_ID_21(v)  \
		(((v) << 3) & BM_ENET_SWI_VLAN_RES_TABLE_21_VLAN_ID_21)
#define BM_ENET_SWI_VLAN_RES_TABLE_21_PORT_2	0x00000004
#define BM_ENET_SWI_VLAN_RES_TABLE_21_PORT_1	0x00000002
#define BM_ENET_SWI_VLAN_RES_TABLE_21_PORT_0	0x00000001

#define HW_ENET_SWI_VLAN_RES_TABLE_22	(0x000082d4)

#define BP_ENET_SWI_VLAN_RES_TABLE_22_RSRVD0	15
#define BM_ENET_SWI_VLAN_RES_TABLE_22_RSRVD0	0xFFFF8000
#define BF_ENET_SWI_VLAN_RES_TABLE_22_RSRVD0(v) \
		(((v) << 15) & BM_ENET_SWI_VLAN_RES_TABLE_22_RSRVD0)
#define BP_ENET_SWI_VLAN_RES_TABLE_22_VLAN_ID_22	3
#define BM_ENET_SWI_VLAN_RES_TABLE_22_VLAN_ID_22	0x00007FF8
#define BF_ENET_SWI_VLAN_RES_TABLE_22_VLAN_ID_22(v)  \
		(((v) << 3) & BM_ENET_SWI_VLAN_RES_TABLE_22_VLAN_ID_22)
#define BM_ENET_SWI_VLAN_RES_TABLE_22_PORT_2	0x00000004
#define BM_ENET_SWI_VLAN_RES_TABLE_22_PORT_1	0x00000002
#define BM_ENET_SWI_VLAN_RES_TABLE_22_PORT_0	0x00000001

#define HW_ENET_SWI_VLAN_RES_TABLE_23	(0x000082d8)

#define BP_ENET_SWI_VLAN_RES_TABLE_23_RSRVD0	15
#define BM_ENET_SWI_VLAN_RES_TABLE_23_RSRVD0	0xFFFF8000
#define BF_ENET_SWI_VLAN_RES_TABLE_23_RSRVD0(v) \
		(((v) << 15) & BM_ENET_SWI_VLAN_RES_TABLE_23_RSRVD0)
#define BP_ENET_SWI_VLAN_RES_TABLE_23_VLAN_ID_23	3
#define BM_ENET_SWI_VLAN_RES_TABLE_23_VLAN_ID_23	0x00007FF8
#define BF_ENET_SWI_VLAN_RES_TABLE_23_VLAN_ID_23(v)  \
		(((v) << 3) & BM_ENET_SWI_VLAN_RES_TABLE_23_VLAN_ID_23)
#define BM_ENET_SWI_VLAN_RES_TABLE_23_PORT_2	0x00000004
#define BM_ENET_SWI_VLAN_RES_TABLE_23_PORT_1	0x00000002
#define BM_ENET_SWI_VLAN_RES_TABLE_23_PORT_0	0x00000001

#define HW_ENET_SWI_VLAN_RES_TABLE_24	(0x000082dc)

#define BP_ENET_SWI_VLAN_RES_TABLE_24_RSRVD0	15
#define BM_ENET_SWI_VLAN_RES_TABLE_24_RSRVD0	0xFFFF8000
#define BF_ENET_SWI_VLAN_RES_TABLE_24_RSRVD0(v) \
		(((v) << 15) & BM_ENET_SWI_VLAN_RES_TABLE_24_RSRVD0)
#define BP_ENET_SWI_VLAN_RES_TABLE_24_VLAN_ID_24	3
#define BM_ENET_SWI_VLAN_RES_TABLE_24_VLAN_ID_24	0x00007FF8
#define BF_ENET_SWI_VLAN_RES_TABLE_24_VLAN_ID_24(v)  \
		(((v) << 3) & BM_ENET_SWI_VLAN_RES_TABLE_24_VLAN_ID_24)
#define BM_ENET_SWI_VLAN_RES_TABLE_24_PORT_2	0x00000004
#define BM_ENET_SWI_VLAN_RES_TABLE_24_PORT_1	0x00000002
#define BM_ENET_SWI_VLAN_RES_TABLE_24_PORT_0	0x00000001

#define HW_ENET_SWI_VLAN_RES_TABLE_25	(0x000082e0)

#define BP_ENET_SWI_VLAN_RES_TABLE_25_RSRVD0	15
#define BM_ENET_SWI_VLAN_RES_TABLE_25_RSRVD0	0xFFFF8000
#define BF_ENET_SWI_VLAN_RES_TABLE_25_RSRVD0(v) \
		(((v) << 15) & BM_ENET_SWI_VLAN_RES_TABLE_25_RSRVD0)
#define BP_ENET_SWI_VLAN_RES_TABLE_25_VLAN_ID_25	3
#define BM_ENET_SWI_VLAN_RES_TABLE_25_VLAN_ID_25	0x00007FF8
#define BF_ENET_SWI_VLAN_RES_TABLE_25_VLAN_ID_25(v)  \
		(((v) << 3) & BM_ENET_SWI_VLAN_RES_TABLE_25_VLAN_ID_25)
#define BM_ENET_SWI_VLAN_RES_TABLE_25_PORT_2	0x00000004
#define BM_ENET_SWI_VLAN_RES_TABLE_25_PORT_1	0x00000002
#define BM_ENET_SWI_VLAN_RES_TABLE_25_PORT_0	0x00000001

#define HW_ENET_SWI_VLAN_RES_TABLE_26	(0x000082e4)

#define BP_ENET_SWI_VLAN_RES_TABLE_26_RSRVD0	15
#define BM_ENET_SWI_VLAN_RES_TABLE_26_RSRVD0	0xFFFF8000
#define BF_ENET_SWI_VLAN_RES_TABLE_26_RSRVD0(v) \
		(((v) << 15) & BM_ENET_SWI_VLAN_RES_TABLE_26_RSRVD0)
#define BP_ENET_SWI_VLAN_RES_TABLE_26_VLAN_ID_26	3
#define BM_ENET_SWI_VLAN_RES_TABLE_26_VLAN_ID_26	0x00007FF8
#define BF_ENET_SWI_VLAN_RES_TABLE_26_VLAN_ID_26(v)  \
		(((v) << 3) & BM_ENET_SWI_VLAN_RES_TABLE_26_VLAN_ID_26)
#define BM_ENET_SWI_VLAN_RES_TABLE_26_PORT_2	0x00000004
#define BM_ENET_SWI_VLAN_RES_TABLE_26_PORT_1	0x00000002
#define BM_ENET_SWI_VLAN_RES_TABLE_26_PORT_0	0x00000001

#define HW_ENET_SWI_VLAN_RES_TABLE_27	(0x000082e8)

#define BP_ENET_SWI_VLAN_RES_TABLE_27_RSRVD0	15
#define BM_ENET_SWI_VLAN_RES_TABLE_27_RSRVD0	0xFFFF8000
#define BF_ENET_SWI_VLAN_RES_TABLE_27_RSRVD0(v) \
		(((v) << 15) & BM_ENET_SWI_VLAN_RES_TABLE_27_RSRVD0)
#define BP_ENET_SWI_VLAN_RES_TABLE_27_VLAN_ID_27	3
#define BM_ENET_SWI_VLAN_RES_TABLE_27_VLAN_ID_27	0x00007FF8
#define BF_ENET_SWI_VLAN_RES_TABLE_27_VLAN_ID_27(v)  \
		(((v) << 3) & BM_ENET_SWI_VLAN_RES_TABLE_27_VLAN_ID_27)
#define BM_ENET_SWI_VLAN_RES_TABLE_27_PORT_2	0x00000004
#define BM_ENET_SWI_VLAN_RES_TABLE_27_PORT_1	0x00000002
#define BM_ENET_SWI_VLAN_RES_TABLE_27_PORT_0	0x00000001

#define HW_ENET_SWI_VLAN_RES_TABLE_28	(0x000082ec)

#define BP_ENET_SWI_VLAN_RES_TABLE_28_RSRVD0	15
#define BM_ENET_SWI_VLAN_RES_TABLE_28_RSRVD0	0xFFFF8000
#define BF_ENET_SWI_VLAN_RES_TABLE_28_RSRVD0(v) \
		(((v) << 15) & BM_ENET_SWI_VLAN_RES_TABLE_28_RSRVD0)
#define BP_ENET_SWI_VLAN_RES_TABLE_28_VLAN_ID_28	3
#define BM_ENET_SWI_VLAN_RES_TABLE_28_VLAN_ID_28	0x00007FF8
#define BF_ENET_SWI_VLAN_RES_TABLE_28_VLAN_ID_28(v)  \
		(((v) << 3) & BM_ENET_SWI_VLAN_RES_TABLE_28_VLAN_ID_28)
#define BM_ENET_SWI_VLAN_RES_TABLE_28_PORT_2	0x00000004
#define BM_ENET_SWI_VLAN_RES_TABLE_28_PORT_1	0x00000002
#define BM_ENET_SWI_VLAN_RES_TABLE_28_PORT_0	0x00000001

#define HW_ENET_SWI_VLAN_RES_TABLE_29	(0x000082f0)

#define BP_ENET_SWI_VLAN_RES_TABLE_29_RSRVD0	15
#define BM_ENET_SWI_VLAN_RES_TABLE_29_RSRVD0	0xFFFF8000
#define BF_ENET_SWI_VLAN_RES_TABLE_29_RSRVD0(v) \
		(((v) << 15) & BM_ENET_SWI_VLAN_RES_TABLE_29_RSRVD0)
#define BP_ENET_SWI_VLAN_RES_TABLE_29_VLAN_ID_29	3
#define BM_ENET_SWI_VLAN_RES_TABLE_29_VLAN_ID_29	0x00007FF8
#define BF_ENET_SWI_VLAN_RES_TABLE_29_VLAN_ID_29(v)  \
		(((v) << 3) & BM_ENET_SWI_VLAN_RES_TABLE_29_VLAN_ID_29)
#define BM_ENET_SWI_VLAN_RES_TABLE_29_PORT_2	0x00000004
#define BM_ENET_SWI_VLAN_RES_TABLE_29_PORT_1	0x00000002
#define BM_ENET_SWI_VLAN_RES_TABLE_29_PORT_0	0x00000001

#define HW_ENET_SWI_VLAN_RES_TABLE_30	(0x000082f4)

#define BP_ENET_SWI_VLAN_RES_TABLE_30_RSRVD0	15
#define BM_ENET_SWI_VLAN_RES_TABLE_30_RSRVD0	0xFFFF8000
#define BF_ENET_SWI_VLAN_RES_TABLE_30_RSRVD0(v) \
		(((v) << 15) & BM_ENET_SWI_VLAN_RES_TABLE_30_RSRVD0)
#define BP_ENET_SWI_VLAN_RES_TABLE_30_VLAN_ID_30	3
#define BM_ENET_SWI_VLAN_RES_TABLE_30_VLAN_ID_30	0x00007FF8
#define BF_ENET_SWI_VLAN_RES_TABLE_30_VLAN_ID_30(v)  \
		(((v) << 3) & BM_ENET_SWI_VLAN_RES_TABLE_30_VLAN_ID_30)
#define BM_ENET_SWI_VLAN_RES_TABLE_30_PORT_2	0x00000004
#define BM_ENET_SWI_VLAN_RES_TABLE_30_PORT_1	0x00000002
#define BM_ENET_SWI_VLAN_RES_TABLE_30_PORT_0	0x00000001

#define HW_ENET_SWI_VLAN_RES_TABLE_31	(0x000082f8)

#define BP_ENET_SWI_VLAN_RES_TABLE_31_RSRVD0	15
#define BM_ENET_SWI_VLAN_RES_TABLE_31_RSRVD0	0xFFFF8000
#define BF_ENET_SWI_VLAN_RES_TABLE_31_RSRVD0(v) \
		(((v) << 15) & BM_ENET_SWI_VLAN_RES_TABLE_31_RSRVD0)
#define BP_ENET_SWI_VLAN_RES_TABLE_31_VLAN_ID_31	3
#define BM_ENET_SWI_VLAN_RES_TABLE_31_VLAN_ID_31	0x00007FF8
#define BF_ENET_SWI_VLAN_RES_TABLE_31_VLAN_ID_31(v)  \
		(((v) << 3) & BM_ENET_SWI_VLAN_RES_TABLE_31_VLAN_ID_31)
#define BM_ENET_SWI_VLAN_RES_TABLE_31_PORT_2	0x00000004
#define BM_ENET_SWI_VLAN_RES_TABLE_31_PORT_1	0x00000002
#define BM_ENET_SWI_VLAN_RES_TABLE_31_PORT_0	0x00000001

#define HW_ENET_SWI_TOTAL_DISC	(0x000082fc)

#define BP_ENET_SWI_TOTAL_DISC_TOTAL_DISC	0
#define BM_ENET_SWI_TOTAL_DISC_TOTAL_DISC	0xFFFFFFFF
#define BF_ENET_SWI_TOTAL_DISC_TOTAL_DISC(v)	(v)

#define HW_ENET_SWI_TOTAL_BYT_DISC	(0x00008300)

#define BP_ENET_SWI_TOTAL_BYT_DISC_TOTAL_BYT_DISC	0
#define BM_ENET_SWI_TOTAL_BYT_DISC_TOTAL_BYT_DISC	0xFFFFFFFF
#define BF_ENET_SWI_TOTAL_BYT_DISC_TOTAL_BYT_DISC(v)	(v)

#define HW_ENET_SWI_TOTAL_FRM	(0x00008304)

#define BP_ENET_SWI_TOTAL_FRM_TOTAL_FRM	0
#define BM_ENET_SWI_TOTAL_FRM_TOTAL_FRM	0xFFFFFFFF
#define BF_ENET_SWI_TOTAL_FRM_TOTAL_FRM(v)	(v)

#define HW_ENET_SWI_TOTAL_BYT_FRM	(0x00008308)

#define BP_ENET_SWI_TOTAL_BYT_FRM_TOTAL_BYT_FRM	0
#define BM_ENET_SWI_TOTAL_BYT_FRM_TOTAL_BYT_FRM	0xFFFFFFFF
#define BF_ENET_SWI_TOTAL_BYT_FRM_TOTAL_BYT_FRM(v)	(v)

#define HW_ENET_SWI_ODISC0	(0x0000830c)

#define BP_ENET_SWI_ODISC0_ODISC0	0
#define BM_ENET_SWI_ODISC0_ODISC0	0xFFFFFFFF
#define BF_ENET_SWI_ODISC0_ODISC0(v)	(v)

#define HW_ENET_SWI_IDISC_VLAN0	(0x00008310)

#define BP_ENET_SWI_IDISC_VLAN0_IDISC_VLAN0	0
#define BM_ENET_SWI_IDISC_VLAN0_IDISC_VLAN0	0xFFFFFFFF
#define BF_ENET_SWI_IDISC_VLAN0_IDISC_VLAN0(v)	(v)

#define HW_ENET_SWI_IDISC_UNTAGGED0	(0x00008314)

#define BP_ENET_SWI_IDISC_UNTAGGED0_IDISC_UNTAGGED0	0
#define BM_ENET_SWI_IDISC_UNTAGGED0_IDISC_UNTAGGED0	0xFFFFFFFF
#define BF_ENET_SWI_IDISC_UNTAGGED0_IDISC_UNTAGGED0(v)	(v)

#define HW_ENET_SWI_IDISC_BLOCKED0	(0x00008318)

#define BP_ENET_SWI_IDISC_BLOCKED0_IDISC_BLOCKED0	0
#define BM_ENET_SWI_IDISC_BLOCKED0_IDISC_BLOCKED0	0xFFFFFFFF
#define BF_ENET_SWI_IDISC_BLOCKED0_IDISC_BLOCKED0(v)	(v)

#define HW_ENET_SWI_ODISC1	(0x0000831c)

#define BP_ENET_SWI_ODISC1_ODISC1	0
#define BM_ENET_SWI_ODISC1_ODISC1	0xFFFFFFFF
#define BF_ENET_SWI_ODISC1_ODISC1(v)	(v)

#define HW_ENET_SWI_IDISC_VLAN1	(0x00008320)

#define BP_ENET_SWI_IDISC_VLAN1_IDISC_VLAN1	0
#define BM_ENET_SWI_IDISC_VLAN1_IDISC_VLAN1	0xFFFFFFFF
#define BF_ENET_SWI_IDISC_VLAN1_IDISC_VLAN1(v)	(v)

#define HW_ENET_SWI_IDISC_UNTAGGED1	(0x00008324)

#define BP_ENET_SWI_IDISC_UNTAGGED1_IDISC_UNTAGGED1	0
#define BM_ENET_SWI_IDISC_UNTAGGED1_IDISC_UNTAGGED1	0xFFFFFFFF
#define BF_ENET_SWI_IDISC_UNTAGGED1_IDISC_UNTAGGED1(v)	(v)

#define HW_ENET_SWI_IDISC_BLOCKED1	(0x00008328)

#define BP_ENET_SWI_IDISC_BLOCKED1_IDISC_BLOCKED1	0
#define BM_ENET_SWI_IDISC_BLOCKED1_IDISC_BLOCKED1	0xFFFFFFFF
#define BF_ENET_SWI_IDISC_BLOCKED1_IDISC_BLOCKED1(v)	(v)

#define HW_ENET_SWI_ODISC2	(0x0000832c)

#define BP_ENET_SWI_ODISC2_ODISC2	0
#define BM_ENET_SWI_ODISC2_ODISC2	0xFFFFFFFF
#define BF_ENET_SWI_ODISC2_ODISC2(v)	(v)

#define HW_ENET_SWI_IDISC_VLAN2	(0x00008330)

#define BP_ENET_SWI_IDISC_VLAN2_IDISC_VLAN2	0
#define BM_ENET_SWI_IDISC_VLAN2_IDISC_VLAN2	0xFFFFFFFF
#define BF_ENET_SWI_IDISC_VLAN2_IDISC_VLAN2(v)	(v)

#define HW_ENET_SWI_IDISC_UNTAGGED2	(0x00008334)

#define BP_ENET_SWI_IDISC_UNTAGGED2_IDISC_UNTAGGED2	0
#define BM_ENET_SWI_IDISC_UNTAGGED2_IDISC_UNTAGGED2	0xFFFFFFFF
#define BF_ENET_SWI_IDISC_UNTAGGED2_IDISC_UNTAGGED2(v)	(v)

#define HW_ENET_SWI_IDISC_BLOCKED2	(0x00008338)

#define BP_ENET_SWI_IDISC_BLOCKED2_IDISC_BLOCKED2	0
#define BM_ENET_SWI_IDISC_BLOCKED2_IDISC_BLOCKED2	0xFFFFFFFF
#define BF_ENET_SWI_IDISC_BLOCKED2_IDISC_BLOCKED2(v)	(v)

#define HW_ENET_SWI_EIR	(0x000083fc)

#define BP_ENET_SWI_EIR_RSRVD0	10
#define BM_ENET_SWI_EIR_RSRVD0	0xFFFFFC00
#define BF_ENET_SWI_EIR_RSRVD0(v) \
		(((v) << 10) & BM_ENET_SWI_EIR_RSRVD0)
#define BM_ENET_SWI_EIR_LRN	0x00000200
#define BM_ENET_SWI_EIR_OD2	0x00000100
#define BM_ENET_SWI_EIR_OD1	0x00000080
#define BM_ENET_SWI_EIR_OD0	0x00000040
#define BM_ENET_SWI_EIR_QM	0x00000020
#define BM_ENET_SWI_EIR_TXF	0x00000010
#define BM_ENET_SWI_EIR_TXB	0x00000008
#define BM_ENET_SWI_EIR_RXF	0x00000004
#define BM_ENET_SWI_EIR_RXB	0x00000002
#define BM_ENET_SWI_EIR_EBERR	0x00000001

#define HW_ENET_SWI_EIMR	(0x00008400)

#define BP_ENET_SWI_EIMR_RSRVD0	10
#define BM_ENET_SWI_EIMR_RSRVD0	0xFFFFFC00
#define BF_ENET_SWI_EIMR_RSRVD0(v) \
		(((v) << 10) & BM_ENET_SWI_EIMR_RSRVD0)
#define BM_ENET_SWI_EIMR_LRN	0x00000200
#define BM_ENET_SWI_EIMR_OD2	0x00000100
#define BM_ENET_SWI_EIMR_OD1	0x00000080
#define BM_ENET_SWI_EIMR_OD0	0x00000040
#define BM_ENET_SWI_EIMR_QM	0x00000020
#define BM_ENET_SWI_EIMR_TXF	0x00000010
#define BM_ENET_SWI_EIMR_TXB	0x00000008
#define BM_ENET_SWI_EIMR_RXF	0x00000004
#define BM_ENET_SWI_EIMR_RXB	0x00000002
#define BM_ENET_SWI_EIMR_EBERR	0x00000001

#define HW_ENET_SWI_ERDSR	(0x00008404)

#define BP_ENET_SWI_ERDSR_ERDSR	2
#define BM_ENET_SWI_ERDSR_ERDSR	0xFFFFFFFC
#define BF_ENET_SWI_ERDSR_ERDSR(v) \
		(((v) << 2) & BM_ENET_SWI_ERDSR_ERDSR)
#define BP_ENET_SWI_ERDSR_RSRVD0	0
#define BM_ENET_SWI_ERDSR_RSRVD0	0x00000003
#define BF_ENET_SWI_ERDSR_RSRVD0(v)  \
		(((v) << 0) & BM_ENET_SWI_ERDSR_RSRVD0)

#define HW_ENET_SWI_ETDSR	(0x00008408)

#define BP_ENET_SWI_ETDSR_ETDSR	2
#define BM_ENET_SWI_ETDSR_ETDSR	0xFFFFFFFC
#define BF_ENET_SWI_ETDSR_ETDSR(v) \
		(((v) << 2) & BM_ENET_SWI_ETDSR_ETDSR)
#define BP_ENET_SWI_ETDSR_RSRVD0	0
#define BM_ENET_SWI_ETDSR_RSRVD0	0x00000003
#define BF_ENET_SWI_ETDSR_RSRVD0(v)  \
		(((v) << 0) & BM_ENET_SWI_ETDSR_RSRVD0)

#define HW_ENET_SWI_EMRBR	(0x0000840c)

#define BP_ENET_SWI_EMRBR_RSRVD1	14
#define BM_ENET_SWI_EMRBR_RSRVD1	0xFFFFC000
#define BF_ENET_SWI_EMRBR_RSRVD1(v) \
		(((v) << 14) & BM_ENET_SWI_EMRBR_RSRVD1)
#define BP_ENET_SWI_EMRBR_EMRBR	4
#define BM_ENET_SWI_EMRBR_EMRBR	0x00003FF0
#define BF_ENET_SWI_EMRBR_EMRBR(v)  \
		(((v) << 4) & BM_ENET_SWI_EMRBR_EMRBR)
#define BP_ENET_SWI_EMRBR_RSRVD0	0
#define BM_ENET_SWI_EMRBR_RSRVD0	0x0000000F
#define BF_ENET_SWI_EMRBR_RSRVD0(v)  \
		(((v) << 0) & BM_ENET_SWI_EMRBR_RSRVD0)

#define HW_ENET_SWI_RDAR	(0x00008410)

#define BP_ENET_SWI_RDAR_RDAR	0
#define BM_ENET_SWI_RDAR_RDAR	0xFFFFFFFF
#define BF_ENET_SWI_RDAR_RDAR(v)	(v)

#define HW_ENET_SWI_TDAR	(0x00008414)

#define BP_ENET_SWI_TDAR_TDAR	0
#define BM_ENET_SWI_TDAR_TDAR	0xFFFFFFFF
#define BF_ENET_SWI_TDAR_TDAR(v)	(v)

#define HW_ENET_SWI_LRN_REC_0	(0x000084fc)

#define BP_ENET_SWI_LRN_REC_0_LRN_REC_0	0
#define BM_ENET_SWI_LRN_REC_0_LRN_REC_0	0xFFFFFFFF
#define BF_ENET_SWI_LRN_REC_0_LRN_REC_0(v)	(v)

#define HW_ENET_SWI_LRN_REC_1	(0x00008500)

#define BP_ENET_SWI_LRN_REC_1_RSRVD0	26
#define BM_ENET_SWI_LRN_REC_1_RSRVD0	0xFC000000
#define BF_ENET_SWI_LRN_REC_1_RSRVD0(v) \
		(((v) << 26) & BM_ENET_SWI_LRN_REC_1_RSRVD0)
#define BP_ENET_SWI_LRN_REC_1_SW_PORT	24
#define BM_ENET_SWI_LRN_REC_1_SW_PORT	0x03000000
#define BF_ENET_SWI_LRN_REC_1_SW_PORT(v)  \
		(((v) << 24) & BM_ENET_SWI_LRN_REC_1_SW_PORT)
#define BP_ENET_SWI_LRN_REC_1_HASH	16
#define BM_ENET_SWI_LRN_REC_1_HASH	0x00FF0000
#define BF_ENET_SWI_LRN_REC_1_HASH(v)  \
		(((v) << 16) & BM_ENET_SWI_LRN_REC_1_HASH)
#define BP_ENET_SWI_LRN_REC_1_MAC_ADDR1	0
#define BM_ENET_SWI_LRN_REC_1_MAC_ADDR1	0x0000FFFF
#define BF_ENET_SWI_LRN_REC_1_MAC_ADDR1(v)  \
		(((v) << 0) & BM_ENET_SWI_LRN_REC_1_MAC_ADDR1)

#define HW_ENET_SWI_LRN_STATUS	(0x00008504)

#define BP_ENET_SWI_LRN_STATUS_RSRVD0	1
#define BM_ENET_SWI_LRN_STATUS_RSRVD0	0xFFFFFFFE
#define BF_ENET_SWI_LRN_STATUS_RSRVD0(v) \
		(((v) << 1) & BM_ENET_SWI_LRN_STATUS_RSRVD0)
#define BM_ENET_SWI_LRN_STATUS_LRN_STATUS	0x00000001

#define HW_ENET_SWI_LOOKUP_MEMORY_START	(0x0000bffc)

#define BP_ENET_SWI_LOOKUP_MEMORY_START_MEMORY_DATA	0
#define BM_ENET_SWI_LOOKUP_MEMORY_START_MEMORY_DATA	0xFFFFFFFF
#define BF_ENET_SWI_LOOKUP_MEMORY_START_MEMORY_DATA(v)	(v)

#define HW_ENET_SWI_LOOKUP_MEMORY_END	(0x0000fff8)

#define BP_ENET_SWI_LOOKUP_MEMORY_END_MEMORY_DATA	0
#define BM_ENET_SWI_LOOKUP_MEMORY_END_MEMORY_DATA	0xFFFFFFFF
#define BF_ENET_SWI_LOOKUP_MEMORY_END_MEMORY_DATA(v)	(v)
#endif /* __ARCH_ARM___ENET_H */