blob: 5ad4a8580f1922ec405e45d65accc995782368cc (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
|
/*
* Debug UART register definitions
* (C) Copyright 2009 Freescale Semiconductor, Inc.
*/
#ifndef STMP3XXX_DBGUART_H
#define STMP3XXX_DBGUART_H
#include <asm/arch/dbguart.h>
#define UARTDBGDR 0x00
#define UARTDBGRSR_ECR 0x04
#define UARTDBGFR 0x18
#define UARTDBGILPR 0x20
#define UARTDBGIBRD 0x24
#define UARTDBGFBRD 0x28
#define UARTDBGLCR_H 0x2c
#define UARTDBGCR 0x30
#define UARTDBGIFLS 0x34
#define UARTDBGIMSC 0x38
#define UARTDBGRIS 0x3c
#define UARTDBGMIS 0x40
#define UARTDBGICR 0x44
#define UARTDBGDMACR 0x48
/* UARTDBGFR - Flag Register bits */
#define CTS 0x0001
#define DSR 0x0002
#define DCD 0x0004
#define BUSY 0x0008
#define RXFE 0x0010
#define TXFF 0x0020
#define RXFF 0x0040
#define TXFE 0x0080
#define RI 0x0100
/* UARTDBGLCR_H - Line Control Register bits */
#define BRK 0x0001
#define PEN 0x0002
#define EPS 0x0004
#define STP2 0x0008
#define FEN 0x0010
#define WLEN5 0x0000
#define WLEN6 0x0020
#define WLEN7 0x0040
#define WLEN8 0x0060
#define SPS 0x0080
/* UARTDBGCR - Control Register bits */
#define UARTEN 0x0001
#define LBE 0x0080
#define TXE 0x0100
#define RXE 0x0200
#define DTR 0x0400
#define RTS 0x0800
#define OUT1 0x1000
#define OUT2 0x2000
#define RTSEN 0x4000
#define CTSEN 0x8000
#endif /* STMP3XXX_DBGUART_H */
|
