summaryrefslogtreecommitdiff
path: root/drivers/i2c/fti2c010.c
blob: 24c4bb53fa10f903a66efbfb22e300fc1ae1cc38 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
/*
 * Faraday I2C Controller
 *
 * (C) Copyright 2010 Faraday Technology
 * Dante Su <dantesu@faraday-tech.com>
 *
 * This file is released under the terms of GPL v2 and any later version.
 * See the file COPYING in the root directory of the source tree for details.
 */

#include <common.h>
#include <asm/io.h>
#include <i2c.h>

#include "fti2c010.h"

#ifndef CONFIG_HARD_I2C
#error "fti2c010: CONFIG_HARD_I2C is not defined"
#endif

#ifndef CONFIG_SYS_I2C_SPEED
#define CONFIG_SYS_I2C_SPEED    50000
#endif

#ifndef CONFIG_FTI2C010_FREQ
#define CONFIG_FTI2C010_FREQ    clk_get_rate("I2C")
#endif

/* command timeout */
#define CFG_CMD_TIMEOUT         10 /* ms */

/* 7-bit chip address + 1-bit read/write */
#define I2C_RD(chip)            ((((chip) << 1) & 0xff) | 1)
#define I2C_WR(chip)            (((chip) << 1) & 0xff)

struct fti2c010_chip {
	void __iomem *regs;
	uint bus;
	uint speed;
};

static struct fti2c010_chip chip_list[] = {
	{
		.bus  = 0,
		.regs = (void __iomem *)CONFIG_FTI2C010_BASE,
	},
#ifdef CONFIG_I2C_MULTI_BUS
# ifdef CONFIG_FTI2C010_BASE1
	{
		.bus  = 1,
		.regs = (void __iomem *)CONFIG_FTI2C010_BASE1,
	},
# endif
# ifdef CONFIG_FTI2C010_BASE2
	{
		.bus  = 2,
		.regs = (void __iomem *)CONFIG_FTI2C010_BASE2,
	},
# endif
# ifdef CONFIG_FTI2C010_BASE3
	{
		.bus  = 3,
		.regs = (void __iomem *)CONFIG_FTI2C010_BASE3,
	},
# endif
#endif  /* #ifdef CONFIG_I2C_MULTI_BUS */
};

static struct fti2c010_chip *curr = chip_list;

static int fti2c010_wait(uint32_t mask)
{
	int ret = -1;
	uint32_t stat, ts;
	struct fti2c010_regs *regs = curr->regs;

	for (ts = get_timer(0); get_timer(ts) < CFG_CMD_TIMEOUT; ) {
		stat = readl(&regs->sr);
		if ((stat & mask) == mask) {
			ret = 0;
			break;
		}
	}

	return ret;
}

/*
 * u-boot I2C API
 */

/*
 * Initialization, must be called once on start up, may be called
 * repeatedly to change the speed and slave addresses.
 */
void i2c_init(int speed, int slaveaddr)
{
	if (speed || !curr->speed)
		i2c_set_bus_speed(speed);

	/* if slave mode disabled */
	if (!slaveaddr)
		return;

	/*
	 * TODO:
	 * Implement slave mode, but is it really necessary?
	 */
}

/*
 * Probe the given I2C chip address.  Returns 0 if a chip responded,
 * not 0 on failure.
 */
int i2c_probe(uchar chip)
{
	int ret;
	struct fti2c010_regs *regs = curr->regs;

	i2c_init(0, 0);

	/* 1. Select slave device (7bits Address + 1bit R/W) */
	writel(I2C_WR(chip), &regs->dr);
	writel(CR_ENABLE | CR_TBEN | CR_START, &regs->cr);
	ret = fti2c010_wait(SR_DT);
	if (ret)
		return ret;

	/* 2. Select device register */
	writel(0, &regs->dr);
	writel(CR_ENABLE | CR_TBEN, &regs->cr);
	ret = fti2c010_wait(SR_DT);

	return ret;
}

/*
 * Read/Write interface:
 *   chip:    I2C chip address, range 0..127
 *   addr:    Memory (register) address within the chip
 *   alen:    Number of bytes to use for addr (typically 1, 2 for larger
 *              memories, 0 for register type devices with only one
 *              register)
 *   buffer:  Where to read/write the data
 *   len:     How many bytes to read/write
 *
 *   Returns: 0 on success, not 0 on failure
 */
int i2c_read(uchar chip, uint addr, int alen, uchar *buf, int len)
{
	int ret, pos;
	uchar paddr[4];
	struct fti2c010_regs *regs = curr->regs;

	i2c_init(0, 0);

	paddr[0] = (addr >> 0)  & 0xFF;
	paddr[1] = (addr >> 8)  & 0xFF;
	paddr[2] = (addr >> 16) & 0xFF;
	paddr[3] = (addr >> 24) & 0xFF;

	/*
	 * Phase A. Set register address
	 */

	/* A.1 Select slave device (7bits Address + 1bit R/W) */
	writel(I2C_WR(chip), &regs->dr);
	writel(CR_ENABLE | CR_TBEN | CR_START, &regs->cr);
	ret = fti2c010_wait(SR_DT);
	if (ret)
		return ret;

	/* A.2 Select device register */
	for (pos = 0; pos < alen; ++pos) {
		uint32_t ctrl = CR_ENABLE | CR_TBEN;

		writel(paddr[pos], &regs->dr);
		writel(ctrl, &regs->cr);
		ret = fti2c010_wait(SR_DT);
		if (ret)
			return ret;
	}

	/*
	 * Phase B. Get register data
	 */

	/* B.1 Select slave device (7bits Address + 1bit R/W) */
	writel(I2C_RD(chip), &regs->dr);
	writel(CR_ENABLE | CR_TBEN | CR_START, &regs->cr);
	ret = fti2c010_wait(SR_DT);
	if (ret)
		return ret;

	/* B.2 Get register data */
	for (pos = 0; pos < len; ++pos) {
		uint32_t ctrl = CR_ENABLE | CR_TBEN;
		uint32_t stat = SR_DR;

		if (pos == len - 1) {
			ctrl |= CR_NAK | CR_STOP;
			stat |= SR_ACK;
		}
		writel(ctrl, &regs->cr);
		ret = fti2c010_wait(stat);
		if (ret)
			break;
		buf[pos] = (uchar)(readl(&regs->dr) & 0xFF);
	}

	return ret;
}

/*
 * Read/Write interface:
 *   chip:    I2C chip address, range 0..127
 *   addr:    Memory (register) address within the chip
 *   alen:    Number of bytes to use for addr (typically 1, 2 for larger
 *              memories, 0 for register type devices with only one
 *              register)
 *   buffer:  Where to read/write the data
 *   len:     How many bytes to read/write
 *
 *   Returns: 0 on success, not 0 on failure
 */
int i2c_write(uchar chip, uint addr, int alen, uchar *buf, int len)
{
	int ret, pos;
	uchar paddr[4];
	struct fti2c010_regs *regs = curr->regs;

	i2c_init(0, 0);

	paddr[0] = (addr >> 0)  & 0xFF;
	paddr[1] = (addr >> 8)  & 0xFF;
	paddr[2] = (addr >> 16) & 0xFF;
	paddr[3] = (addr >> 24) & 0xFF;

	/*
	 * Phase A. Set register address
	 *
	 * A.1 Select slave device (7bits Address + 1bit R/W)
	 */
	writel(I2C_WR(chip), &regs->dr);
	writel(CR_ENABLE | CR_TBEN | CR_START, &regs->cr);
	ret = fti2c010_wait(SR_DT);
	if (ret)
		return ret;

	/* A.2 Select device register */
	for (pos = 0; pos < alen; ++pos) {
		uint32_t ctrl = CR_ENABLE | CR_TBEN;

		writel(paddr[pos], &regs->dr);
		writel(ctrl, &regs->cr);
		ret = fti2c010_wait(SR_DT);
		if (ret)
			return ret;
	}

	/*
	 * Phase B. Set register data
	 */
	for (pos = 0; pos < len; ++pos) {
		uint32_t ctrl = CR_ENABLE | CR_TBEN;

		if (pos == len - 1)
			ctrl |= CR_STOP;
		writel(buf[pos], &regs->dr);
		writel(ctrl, &regs->cr);
		ret = fti2c010_wait(SR_DT);
		if (ret)
			break;
	}

	return ret;
}

/*
 * Functions for setting the current I2C bus and its speed
 */
#ifdef CONFIG_I2C_MULTI_BUS

/*
 * i2c_set_bus_num:
 *
 *  Change the active I2C bus.  Subsequent read/write calls will
 *  go to this one.
 *
 *    bus - bus index, zero based
 *
 *    Returns: 0 on success, not 0 on failure
 */
int i2c_set_bus_num(uint bus)
{
	if (bus >= ARRAY_SIZE(chip_list))
		return -1;
	curr = chip_list + bus;
	i2c_init(0, 0);
	return 0;
}

/*
 * i2c_get_bus_num:
 *
 *  Returns index of currently active I2C bus.  Zero-based.
 */

uint i2c_get_bus_num(void)
{
	return curr->bus;
}

#endif    /* #ifdef CONFIG_I2C_MULTI_BUS */

/*
 * i2c_set_bus_speed:
 *
 *  Change the speed of the active I2C bus
 *
 *    speed - bus speed in Hz
 *
 *    Returns: 0 on success, not 0 on failure
 */
int i2c_set_bus_speed(uint speed)
{
	struct fti2c010_regs *regs = curr->regs;
	uint clk = CONFIG_FTI2C010_FREQ;
	uint gsr = 0, tsr = 32;
	uint spd, div;

	if (!speed)
		speed = CONFIG_SYS_I2C_SPEED;

	for (div = 0; div < 0x3ffff; ++div) {
		/* SCLout = PCLK/(2*(COUNT + 2) + GSR) */
		spd = clk / (2 * (div + 2) + gsr);
		if (spd <= speed)
			break;
	}

	if (curr->speed == spd)
		return 0;

	writel(CR_I2CRST, &regs->cr);
	mdelay(100);
	if (readl(&regs->cr) & CR_I2CRST) {
		printf("fti2c010: reset timeout\n");
		return -1;
	}

	curr->speed = spd;

	writel(TGSR_GSR(gsr) | TGSR_TSR(tsr), &regs->tgsr);
	writel(CDR_DIV(div), &regs->cdr);

	return 0;
}

/*
 * i2c_get_bus_speed:
 *
 *  Returns speed of currently active I2C bus in Hz
 */

uint i2c_get_bus_speed(void)
{
	return curr->speed;
}