cpu/bf533/cache.S


1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125

#define ASSEMBLY
#include <asm/linkage.h>
#include <asm/cpu/def_LPBlackfin.h>

.text
.align 2
ENTRY(blackfin_icache_flush_range)
	R2 = -32;
	R2 = R0 & R2;
	P0 = R2;
	P1 = R1;
	CSYNC;
1:
	IFLUSH[P0++];
	CC = P0 < P1(iu);
	IF CC JUMP 1b(bp);
	IFLUSH[P0];
	SSYNC;
	RTS;

ENTRY(blackfin_dcache_flush_range)
	R2 = -32;
        R2 = R0 & R2;
        P0 = R2;
        P1 = R1;
        CSYNC;
1:
        FLUSH[P0++];
        CC = P0 < P1(iu);
        IF CC JUMP 1b(bp);
        FLUSH[P0];
        SSYNC;
        RTS;

ENTRY(_icache_invalidate)
ENTRY(invalidate_entire_icache)
        [--SP] = ( R7:5);
                                                                                                                                                             
        P0.L = (IMEM_CONTROL & 0xFFFF);
        P0.H = (IMEM_CONTROL >> 16);
        R7 = [P0];
                                                                                                                                                             
        /* Clear the IMC bit , All valid bits in the instruction
         * cache are set to the invalid state
         */
        BITCLR(R7,IMC_P);
        CLI R6;
        SSYNC;          /* SSYNC required before invalidating cache. */
        .align 8;
        [P0] = R7;
        SSYNC;
        STI R6;
                                                                                                                                                             
        /* Configures the instruction cache agian */
        R6 = (IMC | ENICPLB);
        R7 = R7 | R6;
                                                                                                                                                             
        CLI R6;
        SSYNC;          /* SSYNC required before writing to IMEM_CONTROL. */
        .align 8;
        [P0] = R7;
        SSYNC;
        STI R6;
                                                                                                                                                             
        ( R7:5) = [SP++];
        RTS;

/* Invalidate the Entire Data cache by
 * clearing DMC[1:0] bits
 */
ENTRY(invalidate_entire_dcache)
ENTRY(_dcache_invalidate)
        [--SP] = ( R7:6);
                                                                                                                                                             
        P0.L = (DMEM_CONTROL & 0xFFFF);
        P0.H = (DMEM_CONTROL >> 16);
        R7 = [P0];
                                                                                                                                                             
        /* Clear the DMC[1:0] bits, All valid bits in the data
         * cache are set to the invalid state
         */
        BITCLR(R7,DMC0_P);
        BITCLR(R7,DMC1_P);
        CLI R6;
        SSYNC;          /* SSYNC required before writing to DMEM_CONTROL. */
        .align 8;
        [P0] = R7;
        SSYNC;
        STI R6;
                                                                                                                                                             
        /* Configures the data cache again */
                                                                                                                                                             
        R6 = (ACACHE_BCACHE | ENDCPLB | PORT_PREF0);
        R7 = R7 | R6;
                                                                                                                                                             
        CLI R6;
        SSYNC;          /* SSYNC required before writing to DMEM_CONTROL. */
        .align 8;
        [P0] = R7;
        SSYNC;
        STI R6;
                                                                                                                                                             
        ( R7:6) = [SP++];
        RTS;

ENTRY(blackfin_dcache_invalidate_range)
	R2 = -32;
	R2 = R0 & R2;
	P0 = R2;
	P1 = R1;
	CSYNC;
1:
	FLUSHINV[P0++];
	CC = P0 < P1 (iu);
	IF CC JUMP 1b (bp);

	/* If the data crosses a cache line, then we'll be pointing to
	** the last cache line, but won't have flushed/invalidated it yet, so do
	** one more.
	*/
	FLUSHINV[P0];
	SSYNC;
	RTS;