1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
|
/*
* Memory Setup stuff - taken from ???
*
* See file CREDITS for list of people who contributed to this
* project.
*
* This program is free software; you can redistribute it and/or
* modify it under the terms of the GNU General Public License as
* published by the Free Software Foundation; either version 2 of
* the License, or (at your option) any later version.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*
* You should have received a copy of the GNU General Public License
* along with this program; if not, write to the Free Software
* Foundation, Inc., 59 Temple Place, Suite 330, Boston,
* MA 02111-1307 USA
*/
#include <config.h>
#include <version.h>
/* some parameters for the board */
SYSCON2: .long 0x80001100
MEMCFG1: .long 0x80000180
MEMCFG2: .long 0x800001C0
DRFPR: .long 0x80000200
syscon2_mask: .long 0x00000004
memcfg1_val: .long 0x160c1414
memcfg2_mask: .long 0x0000ffff @ only set lower 16 bits
memcfg2_val: .long 0x00000000 @ upper 16 bits are reserved for CS7 + CS6
drfpr_val: .long 0x00000081
/* setting up the memory */
.globl memsetup
memsetup:
/*
* DRFPR
* 64kHz DRAM refresh
*/
ldr r0, DRFPR
ldr r1, drfpr_val
str r1, [r0]
/*
* SYSCON2: clear bit 2, DRAM is 32 bits wide
*/
ldr r0, SYSCON2
ldr r2, [r0]
ldr r1, syscon2_mask
bic r2, r2, r1
str r2, [r0]
/*
* MEMCFG1
* Setting up Keyboard at CS3, 8 Bit, 3 Waitstates
* Setting up CS8900 (Ethernet) at CS2, 32 Bit, 5 Waitstates
* Setting up flash at CS0 and CS1, 32 Bit, 3 Waitstates
*/
ldr r0, MEMCFG1
ldr r1, memcfg1_val
str r1, [r0]
/*
* MEMCFG2
* Setting up ? with 0
*
*/
ldr r0, MEMCFG2
ldr r2, [r0]
ldr r1, memcfg2_mask
bic r2, r2, r1
ldr r1, memcfg2_val
orr r2, r2, r1
str r2, [r0]
/* everything is fine now */
mov pc, lr
|
