summaryrefslogtreecommitdiff
path: root/arch/x86/cpu/ivybridge/car.S
blob: 0480813b743d5e9aefdc2327fef8152b03748a4a (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
/*
 * Copyright (c) 2014 Google, Inc
 *
 * From Coreboot file cpu/intel/model_206ax/cache_as_ram.inc
 *
 * Copyright (C) 2000,2007 Ronald G. Minnich <rminnich@gmail.com>
 * Copyright (C) 2005 Tyan (written by Yinghai Lu for Tyan)
 * Copyright (C) 2007-2008 coresystems GmbH
 * Copyright (C) 2012 Kyösti Mälkki <kyosti.malkki@gmail.com>
 *
 * SPDX-License-Identifier:	GPL-2.0
 */

#include <common.h>

	/* Note: ebp must not be touched in this code */
.globl car_init
car_init:
	/* TODO: Add cache-as-RAM init here */
	jmp	car_init_ret