summaryrefslogtreecommitdiff
path: root/arch/blackfin/include/asm/mach-bf533/BF531_def.h
blob: 5d61972176f55b4294283a8af22101540a6e475d (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
/* DO NOT EDIT THIS FILE
 * Automatically generated by generate-def-headers.xsl
 * DO NOT EDIT THIS FILE
 */

#ifndef __BFIN_DEF_ADSP_BF531_proc__
#define __BFIN_DEF_ADSP_BF531_proc__

#include "../mach-common/ADSP-EDN-core_def.h"

#define MDMAFLX0_DMACNFG_D             0xFFC00E08
#define MDMAFLX0_XCOUNT_D              0xFFC00E10
#define MDMAFLX0_XMODIFY_D             0xFFC00E14
#define MDMAFLX0_YCOUNT_D              0xFFC00E18
#define MDMAFLX0_YMODIFY_D             0xFFC00E1C
#define MDMAFLX0_IRQSTAT_D             0xFFC00E28
#define MDMAFLX0_PMAP_D                0xFFC00E2C
#define MDMAFLX0_CURXCOUNT_D           0xFFC00E30
#define MDMAFLX0_CURYCOUNT_D           0xFFC00E38
#define MDMAFLX0_DMACNFG_S             0xFFC00E48
#define MDMAFLX0_XCOUNT_S              0xFFC00E50
#define MDMAFLX0_XMODIFY_S             0xFFC00E54
#define MDMAFLX0_YCOUNT_S              0xFFC00E58
#define MDMAFLX0_YMODIFY_S             0xFFC00E5C
#define MDMAFLX0_IRQSTAT_S             0xFFC00E68
#define MDMAFLX0_PMAP_S                0xFFC00E6C
#define MDMAFLX0_CURXCOUNT_S           0xFFC00E70
#define MDMAFLX0_CURYCOUNT_S           0xFFC00E78
#define MDMAFLX1_DMACNFG_D             0xFFC00E88
#define MDMAFLX1_XCOUNT_D              0xFFC00E90
#define MDMAFLX1_XMODIFY_D             0xFFC00E94
#define MDMAFLX1_YCOUNT_D              0xFFC00E98
#define MDMAFLX1_YMODIFY_D             0xFFC00E9C
#define MDMAFLX1_IRQSTAT_D             0xFFC00EA8
#define MDMAFLX1_PMAP_D                0xFFC00EAC
#define MDMAFLX1_CURXCOUNT_D           0xFFC00EB0
#define MDMAFLX1_CURYCOUNT_D           0xFFC00EB8
#define MDMAFLX1_DMACNFG_S             0xFFC00EC8
#define MDMAFLX1_XCOUNT_S              0xFFC00ED0
#define MDMAFLX1_XMODIFY_S             0xFFC00ED4
#define MDMAFLX1_YCOUNT_S              0xFFC00ED8
#define MDMAFLX1_YMODIFY_S             0xFFC00EDC
#define MDMAFLX1_IRQSTAT_S             0xFFC00EE8
#define MDMAFLX1_PMAP_S                0xFFC00EEC
#define MDMAFLX1_CURXCOUNT_S           0xFFC00EF0
#define MDMAFLX1_CURYCOUNT_S           0xFFC00EF8
#define DMAFLX0_DMACNFG                0xFFC00C08
#define DMAFLX0_XCOUNT                 0xFFC00C10
#define DMAFLX0_XMODIFY                0xFFC00C14
#define DMAFLX0_YCOUNT                 0xFFC00C18
#define DMAFLX0_YMODIFY                0xFFC00C1C
#define DMAFLX0_IRQSTAT                0xFFC00C28
#define DMAFLX0_PMAP                   0xFFC00C2C
#define DMAFLX0_CURXCOUNT              0xFFC00C30
#define DMAFLX0_CURYCOUNT              0xFFC00C38
#define DMAFLX1_DMACNFG                0xFFC00C48
#define DMAFLX1_XCOUNT                 0xFFC00C50
#define DMAFLX1_XMODIFY                0xFFC00C54
#define DMAFLX1_YCOUNT                 0xFFC00C58
#define DMAFLX1_YMODIFY                0xFFC00C5C
#define DMAFLX1_IRQSTAT                0xFFC00C68
#define DMAFLX1_PMAP                   0xFFC00C6C
#define DMAFLX1_CURXCOUNT              0xFFC00C70
#define DMAFLX1_CURYCOUNT              0xFFC00C78
#define DMAFLX2_DMACNFG                0xFFC00C88
#define DMAFLX2_XCOUNT                 0xFFC00C90
#define DMAFLX2_XMODIFY                0xFFC00C94
#define DMAFLX2_YCOUNT                 0xFFC00C98
#define DMAFLX2_YMODIFY                0xFFC00C9C
#define DMAFLX2_IRQSTAT                0xFFC00CA8
#define DMAFLX2_PMAP                   0xFFC00CAC
#define DMAFLX2_CURXCOUNT              0xFFC00CB0
#define DMAFLX2_CURYCOUNT              0xFFC00CB8
#define DMAFLX3_DMACNFG                0xFFC00CC8
#define DMAFLX3_XCOUNT                 0xFFC00CD0
#define DMAFLX3_XMODIFY                0xFFC00CD4
#define DMAFLX3_YCOUNT                 0xFFC00CD8
#define DMAFLX3_YMODIFY                0xFFC00CDC
#define DMAFLX3_IRQSTAT                0xFFC00CE8
#define DMAFLX3_PMAP                   0xFFC00CEC
#define DMAFLX3_CURXCOUNT              0xFFC00CF0
#define DMAFLX3_CURYCOUNT              0xFFC00CF8
#define DMAFLX4_DMACNFG                0xFFC00D08
#define DMAFLX4_XCOUNT                 0xFFC00D10
#define DMAFLX4_XMODIFY                0xFFC00D14
#define DMAFLX4_YCOUNT                 0xFFC00D18
#define DMAFLX4_YMODIFY                0xFFC00D1C
#define DMAFLX4_IRQSTAT                0xFFC00D28
#define DMAFLX4_PMAP                   0xFFC00D2C
#define DMAFLX4_CURXCOUNT              0xFFC00D30
#define DMAFLX4_CURYCOUNT              0xFFC00D38
#define DMAFLX5_DMACNFG                0xFFC00D48
#define DMAFLX5_XCOUNT                 0xFFC00D50
#define DMAFLX5_XMODIFY                0xFFC00D54
#define DMAFLX5_YCOUNT                 0xFFC00D58
#define DMAFLX5_YMODIFY                0xFFC00D5C
#define DMAFLX5_IRQSTAT                0xFFC00D68
#define DMAFLX5_PMAP                   0xFFC00D6C
#define DMAFLX5_CURXCOUNT              0xFFC00D70
#define DMAFLX5_CURYCOUNT              0xFFC00D78
#define DMAFLX6_DMACNFG                0xFFC00D88
#define DMAFLX6_XCOUNT                 0xFFC00D90
#define DMAFLX6_XMODIFY                0xFFC00D94
#define DMAFLX6_YCOUNT                 0xFFC00D98
#define DMAFLX6_YMODIFY                0xFFC00D9C
#define DMAFLX6_IRQSTAT                0xFFC00DA8
#define DMAFLX6_PMAP                   0xFFC00DAC
#define DMAFLX6_CURXCOUNT              0xFFC00DB0
#define DMAFLX6_CURYCOUNT              0xFFC00DB8
#define DMAFLX7_DMACNFG                0xFFC00DC8
#define DMAFLX7_XCOUNT                 0xFFC00DD0
#define DMAFLX7_XMODIFY                0xFFC00DD4
#define DMAFLX7_YCOUNT                 0xFFC00DD8
#define DMAFLX7_YMODIFY                0xFFC00DDC
#define DMAFLX7_IRQSTAT                0xFFC00DE8
#define DMAFLX7_PMAP                   0xFFC00DEC
#define DMAFLX7_CURXCOUNT              0xFFC00DF0
#define DMAFLX7_CURYCOUNT              0xFFC00DF8
#define TIMER0_CONFIG                  0xFFC00600
#define TIMER0_COUNTER                 0xFFC00604
#define TIMER0_PERIOD                  0xFFC00608
#define TIMER0_WIDTH                   0xFFC0060C
#define TIMER1_CONFIG                  0xFFC00610
#define TIMER1_COUNTER                 0xFFC00614
#define TIMER1_PERIOD                  0xFFC00618
#define TIMER1_WIDTH                   0xFFC0061C
#define TIMER2_CONFIG                  0xFFC00620
#define TIMER2_COUNTER                 0xFFC00624
#define TIMER2_PERIOD                  0xFFC00628
#define TIMER2_WIDTH                   0xFFC0062C
#define TIMER_ENABLE                   0xFFC00640
#define TIMER_DISABLE                  0xFFC00644
#define TIMER_STATUS                   0xFFC00648
#define SIC_RVECT                      0xFFC00108 /* Interrupt Reset Vector Address Register */
#define SIC_IMASK                      0xFFC0010C /* Interrupt Mask Register */
#define SIC_IAR0                       0xFFC00110 /* Interrupt Assignment Register 0 */
#define SIC_IAR1                       0xFFC00114 /* Interrupt Assignment Register 1 */
#define SIC_IAR2                       0xFFC00118 /* Interrupt Assignment Register 2 */
#define SIC_IAR3                       0xFFC0011C /* Interrupt Assignment Register 3 */
#define SIC_ISR                        0xFFC00120 /* Interrupt Status Register */
#define SIC_IWR                        0xFFC00124 /* Interrupt Wakeup Register */
#define UART_THR                       0xFFC00400 /* Transmit Holding */
#define UART_DLL                       0xFFC00400 /* Divisor Latch Low Byte */
#define UART_DLH                       0xFFC00404 /* Divisor Latch High Byte */
#define UART_IER                       0xFFC00404
#define UART_IIR                       0xFFC00408
#define UART_LCR                       0xFFC0040C
#define UART_MCR                       0xFFC00410
#define UART_LSR                       0xFFC00414
#define UART_SCR                       0xFFC0041C
#define UART_RBR                       0xFFC00400 /* Receive Buffer */
#define UART_GCTL                      0xFFC00424
#define SPT0_TX_CONFIG0                0xFFC00800
#define SPT0_TX_CONFIG1                0xFFC00804
#define SPT0_RX_CONFIG0                0xFFC00820
#define SPT0_RX_CONFIG1                0xFFC00824
#define SPT0_TX                        0xFFC00810
#define SPT0_RX                        0xFFC00818
#define SPT0_TSCLKDIV                  0xFFC00808
#define SPT0_RSCLKDIV                  0xFFC00828
#define SPT0_TFSDIV                    0xFFC0080C
#define SPT0_RFSDIV                    0xFFC0082C
#define SPT0_STAT                      0xFFC00830
#define SPT0_MTCS0                     0xFFC00840
#define SPT0_MTCS1                     0xFFC00844
#define SPT0_MTCS2                     0xFFC00848
#define SPT0_MTCS3                     0xFFC0084C
#define SPT0_MRCS0                     0xFFC00850
#define SPT0_MRCS1                     0xFFC00854
#define SPT0_MRCS2                     0xFFC00858
#define SPT0_MRCS3                     0xFFC0085C
#define SPT0_MCMC1                     0xFFC00838
#define SPT0_MCMC2                     0xFFC0083C
#define SPT0_CHNL                      0xFFC00834
#define SPT1_TX_CONFIG0                0xFFC00900
#define SPT1_TX_CONFIG1                0xFFC00904
#define SPT1_RX_CONFIG0                0xFFC00920
#define SPT1_RX_CONFIG1                0xFFC00924
#define SPT1_TX                        0xFFC00910
#define SPT1_RX                        0xFFC00918
#define SPT1_TSCLKDIV                  0xFFC00908
#define SPT1_RSCLKDIV                  0xFFC00928
#define SPT1_TFSDIV                    0xFFC0090C
#define SPT1_RFSDIV                    0xFFC0092C
#define SPT1_STAT                      0xFFC00930
#define SPT1_MTCS0                     0xFFC00940
#define SPT1_MTCS1                     0xFFC00944
#define SPT1_MTCS2                     0xFFC00948
#define SPT1_MTCS3                     0xFFC0094C
#define SPT1_MRCS0                     0xFFC00950
#define SPT1_MRCS1                     0xFFC00954
#define SPT1_MRCS2                     0xFFC00958
#define SPT1_MRCS3                     0xFFC0095C
#define SPT1_MCMC1                     0xFFC00938
#define SPT1_MCMC2                     0xFFC0093C
#define SPT1_CHNL                      0xFFC00934
#define PPI_CONTROL                    0xFFC01000
#define PPI_STATUS                     0xFFC01004
#define PPI_DELAY                      0xFFC0100C
#define PPI_COUNT                      0xFFC01008
#define PPI_FRAME                      0xFFC01010
#define PLL_CTL                        0xFFC00000 /* PLL Control register (16-bit) */
#define PLL_DIV                        0xFFC00004 /* PLL Divide Register (16-bit) */
#define VR_CTL                         0xFFC00008 /* Voltage Regulator Control Register (16-bit) */
#define PLL_STAT                       0xFFC0000C /* PLL Status register (16-bit) */
#define PLL_LOCKCNT                    0xFFC00010 /* PLL Lock Count register (16-bit) */
#define SWRST                          0xFFC00100 /* Software Reset Register (16-bit) */
#define SYSCR                          0xFFC00104 /* System Configuration register */
#define CHIPID                         0xFFC00014
#define WDOG_CTL                       0xFFC00200 /* Watchdog Control Register */
#define WDOG_CNT                       0xFFC00204 /* Watchdog Count Register */
#define WDOG_STAT                      0xFFC00208 /* Watchdog Status Register */
#define RTC_STAT                       0xFFC00300
#define RTC_ICTL                       0xFFC00304
#define RTC_ISTAT                      0xFFC00308
#define RTC_SWCNT                      0xFFC0030C
#define RTC_ALARM                      0xFFC00310
#define RTC_PREN                       0xFFC00314
#define SPI_CTL                        0xFFC00500
#define SPI_FLG                        0xFFC00504
#define SPI_STAT                       0xFFC00508
#define SPI_TDBR                       0xFFC0050C
#define SPI_RDBR                       0xFFC00510
#define SPI_BAUD                       0xFFC00514
#define SPI_SHADOW                     0xFFC00518
#define FIO_FLAG_D                     0xFFC00700
#define FIO_FLAG_C                     0xFFC00704
#define FIO_FLAG_S                     0xFFC00708
#define FIO_FLAG_T                     0xFFC0070C
#define FIO_MASKA_D                    0xFFC00710
#define FIO_MASKA_C                    0xFFC00714
#define FIO_MASKA_S                    0xFFC00718
#define FIO_MASKA_T                    0xFFC0071C
#define FIO_MASKB_D                    0xFFC00720
#define FIO_MASKB_C                    0xFFC00724
#define FIO_MASKB_S                    0xFFC00728
#define FIO_MASKB_T                    0xFFC0072C
#define FIO_DIR                        0xFFC00730
#define FIO_POLAR                      0xFFC00734
#define FIO_EDGE                       0xFFC00738
#define FIO_BOTH                       0xFFC0073C
#define FIO_INEN                       0xFFC00740
#define SPORT0_TCR1                    0xFFC00800 /* SPORT0 Transmit Configuration 1 Register */
#define SPORT0_TCR2                    0xFFC00804 /* SPORT0 Transmit Configuration 2 Register */
#define SPORT0_TCLKDIV                 0xFFC00808 /* SPORT0 Transmit Clock Divider */
#define SPORT0_TFSDIV                  0xFFC0080C /* SPORT0 Transmit Frame Sync Divider */
#define SPORT0_TX                      0xFFC00810 /* SPORT0 TX Data Register */
#define SPORT0_RX                      0xFFC00818 /* SPORT0 RX Data Register */
#define SPORT0_RCR1                    0xFFC00820 /* SPORT0 Transmit Configuration 1 Register */
#define SPORT0_RCR2                    0xFFC00824 /* SPORT0 Transmit Configuration 2 Register */
#define SPORT0_RCLKDIV                 0xFFC00828 /* SPORT0 Receive Clock Divider */
#define SPORT0_RFSDIV                  0xFFC0082C /* SPORT0 Receive Frame Sync Divider */
#define SPORT0_STAT                    0xFFC00830 /* SPORT0 Status Register */
#define SPORT0_CHNL                    0xFFC00834 /* SPORT0 Current Channel Register */
#define SPORT0_MCMC1                   0xFFC00838 /* SPORT0 Multi-Channel Configuration Register 1 */
#define SPORT0_MCMC2                   0xFFC0083C /* SPORT0 Multi-Channel Configuration Register 2 */
#define SPORT1_TCR1                    0xFFC00900 /* SPORT1 Transmit Configuration 1 Register */
#define SPORT1_TCR2                    0xFFC00904 /* SPORT1 Transmit Configuration 2 Register */
#define SPORT1_TCLKDIV                 0xFFC00908 /* SPORT1 Transmit Clock Divider */
#define SPORT1_TFSDIV                  0xFFC0090C /* SPORT1 Transmit Frame Sync Divider */
#define SPORT1_TX                      0xFFC00910 /* SPORT1 TX Data Register */
#define SPORT1_RX                      0xFFC00918 /* SPORT1 RX Data Register */
#define SPORT1_RCR1                    0xFFC00920 /* SPORT1 Transmit Configuration 1 Register */
#define SPORT1_RCR2                    0xFFC00924 /* SPORT1 Transmit Configuration 2 Register */
#define SPORT1_RCLKDIV                 0xFFC00928 /* SPORT1 Receive Clock Divider */
#define SPORT1_RFSDIV                  0xFFC0092C /* SPORT1 Receive Frame Sync Divider */
#define SPORT1_STAT                    0xFFC00930 /* SPORT1 Status Register */
#define SPORT1_CHNL                    0xFFC00934 /* SPORT1 Current Channel Register */
#define SPORT1_MCMC1                   0xFFC00938 /* SPORT1 Multi-Channel Configuration Register 1 */
#define SPORT1_MCMC2                   0xFFC0093C /* SPORT1 Multi-Channel Configuration Register 2 */
#define DMA0_NEXT_DESC_PTR             0xFFC00C00
#define DMA0_START_ADDR                0xFFC00C04
#define DMA0_CONFIG                    0xFFC00C08 /* DMA Channel 0 Configuration Register */
#define DMA0_X_COUNT                   0xFFC00C10
#define DMA0_X_MODIFY                  0xFFC00C14
#define DMA0_Y_COUNT                   0xFFC00C18
#define DMA0_Y_MODIFY                  0xFFC00C1C
#define DMA0_CURR_DESC_PTR             0xFFC00C20
#define DMA0_CURR_ADDR                 0xFFC00C24
#define DMA0_IRQ_STATUS                0xFFC00C28
#define DMA0_PERIPHERAL_MAP            0xFFC00C2C
#define DMA0_CURR_X_COUNT              0xFFC00C30
#define DMA0_CURR_Y_COUNT              0xFFC00C38
#define DMA1_NEXT_DESC_PTR             0xFFC00C40
#define DMA1_START_ADDR                0xFFC00C44
#define DMA1_CONFIG                    0xFFC00C48 /* DMA Channel 1 Configuration Register */
#define DMA1_X_COUNT                   0xFFC00C50
#define DMA1_X_MODIFY                  0xFFC00C54
#define DMA1_Y_COUNT                   0xFFC00C58
#define DMA1_Y_MODIFY                  0xFFC00C5C
#define DMA1_CURR_DESC_PTR             0xFFC00C60
#define DMA1_CURR_ADDR                 0xFFC00C64
#define DMA1_IRQ_STATUS                0xFFC00C68
#define DMA1_PERIPHERAL_MAP            0xFFC00C6C
#define DMA1_CURR_X_COUNT              0xFFC00C70
#define DMA1_CURR_Y_COUNT              0xFFC00C78
#define DMA2_NEXT_DESC_PTR             0xFFC00C80
#define DMA2_START_ADDR                0xFFC00C84
#define DMA2_CONFIG                    0xFFC00C88 /* DMA Channel 2 Configuration Register */
#define DMA2_X_COUNT                   0xFFC00C90
#define DMA2_X_MODIFY                  0xFFC00C94
#define DMA2_Y_COUNT                   0xFFC00C98
#define DMA2_Y_MODIFY                  0xFFC00C9C
#define DMA2_CURR_DESC_PTR             0xFFC00CA0
#define DMA2_CURR_ADDR                 0xFFC00CA4
#define DMA2_IRQ_STATUS                0xFFC00CA8
#define DMA2_PERIPHERAL_MAP            0xFFC00CAC
#define DMA2_CURR_X_COUNT              0xFFC00CB0
#define DMA2_CURR_Y_COUNT              0xFFC00CB8
#define DMA3_NEXT_DESC_PTR             0xFFC00CC0
#define DMA3_START_ADDR                0xFFC00CC4
#define DMA3_CONFIG                    0xFFC00CC8 /* DMA Channel 3 Configuration Register */
#define DMA3_X_COUNT                   0xFFC00CD0
#define DMA3_X_MODIFY                  0xFFC00CD4
#define DMA3_Y_COUNT                   0xFFC00CD8
#define DMA3_Y_MODIFY                  0xFFC00CDC
#define DMA3_CURR_DESC_PTR             0xFFC00CE0
#define DMA3_CURR_ADDR                 0xFFC00CE4
#define DMA3_IRQ_STATUS                0xFFC00CE8
#define DMA3_PERIPHERAL_MAP            0xFFC00CEC
#define DMA3_CURR_X_COUNT              0xFFC00CF0
#define DMA3_CURR_Y_COUNT              0xFFC00CF8
#define DMA4_NEXT_DESC_PTR             0xFFC00D00
#define DMA4_START_ADDR                0xFFC00D04
#define DMA4_CONFIG                    0xFFC00D08 /* DMA Channel 4 Configuration Register */
#define DMA4_X_COUNT                   0xFFC00D10
#define DMA4_X_MODIFY                  0xFFC00D14
#define DMA4_Y_COUNT                   0xFFC00D18
#define DMA4_Y_MODIFY                  0xFFC00D1C
#define DMA4_CURR_DESC_PTR             0xFFC00D20
#define DMA4_CURR_ADDR                 0xFFC00D24
#define DMA4_IRQ_STATUS                0xFFC00D28
#define DMA4_PERIPHERAL_MAP            0xFFC00D2C
#define DMA4_CURR_X_COUNT              0xFFC00D30
#define DMA4_CURR_Y_COUNT              0xFFC00D38
#define DMA5_NEXT_DESC_PTR             0xFFC00D40
#define DMA5_START_ADDR                0xFFC00D44
#define DMA5_CONFIG                    0xFFC00D48 /* DMA Channel 5 Configuration Register */
#define DMA5_X_COUNT                   0xFFC00D50
#define DMA5_X_MODIFY                  0xFFC00D54
#define DMA5_Y_COUNT                   0xFFC00D58
#define DMA5_Y_MODIFY                  0xFFC00D5C
#define DMA5_CURR_DESC_PTR             0xFFC00D60
#define DMA5_CURR_ADDR                 0xFFC00D64
#define DMA5_IRQ_STATUS                0xFFC00D68
#define DMA5_PERIPHERAL_MAP            0xFFC00D6C
#define DMA5_CURR_X_COUNT              0xFFC00D70
#define DMA5_CURR_Y_COUNT              0xFFC00D78
#define DMA6_NEXT_DESC_PTR             0xFFC00D80
#define DMA6_START_ADDR                0xFFC00D84
#define DMA6_CONFIG                    0xFFC00D88 /* DMA Channel 6 Configuration Register */
#define DMA6_X_COUNT                   0xFFC00D90
#define DMA6_X_MODIFY                  0xFFC00D94
#define DMA6_Y_COUNT                   0xFFC00D98
#define DMA6_Y_MODIFY                  0xFFC00D9C
#define DMA6_CURR_DESC_PTR             0xFFC00DA0
#define DMA6_CURR_ADDR                 0xFFC00DA4
#define DMA6_IRQ_STATUS                0xFFC00DA8
#define DMA6_PERIPHERAL_MAP            0xFFC00DAC
#define DMA6_CURR_X_COUNT              0xFFC00DB0
#define DMA6_CURR_Y_COUNT              0xFFC00DB8
#define DMA7_NEXT_DESC_PTR             0xFFC00DC0
#define DMA7_START_ADDR                0xFFC00DC4
#define DMA7_CONFIG                    0xFFC00DC8 /* DMA Channel 7 Configuration Register */
#define DMA7_X_COUNT                   0xFFC00DD0
#define DMA7_X_MODIFY                  0xFFC00DD4
#define DMA7_Y_COUNT                   0xFFC00DD8
#define DMA7_Y_MODIFY                  0xFFC00DDC
#define DMA7_CURR_DESC_PTR             0xFFC00DE0
#define DMA7_CURR_ADDR                 0xFFC00DE4
#define DMA7_IRQ_STATUS                0xFFC00DE8
#define DMA7_PERIPHERAL_MAP            0xFFC00DEC
#define DMA7_CURR_X_COUNT              0xFFC00DF0
#define DMA7_CURR_Y_COUNT              0xFFC00DF8
#define MDMA_D0_NEXT_DESC_PTR          0xFFC00E00
#define MDMA_D0_START_ADDR             0xFFC00E04
#define MDMA_D0_CONFIG                 0xFFC00E08
#define MDMA_D0_X_COUNT                0xFFC00E10
#define MDMA_D0_X_MODIFY               0xFFC00E14
#define MDMA_D0_Y_COUNT                0xFFC00E18
#define MDMA_D0_Y_MODIFY               0xFFC00E1C
#define MDMA_D0_CURR_DESC_PTR          0xFFC00E20
#define MDMA_D0_CURR_ADDR              0xFFC00E24
#define MDMA_D0_IRQ_STATUS             0xFFC00E28
#define MDMA_D0_PERIPHERAL_MAP         0xFFC00E2C
#define MDMA_D0_CURR_X_COUNT           0xFFC00E30
#define MDMA_D0_CURR_Y_COUNT           0xFFC00E38
#define MDMA_S0_NEXT_DESC_PTR          0xFFC00E40
#define MDMA_S0_START_ADDR             0xFFC00E44
#define MDMA_S0_CONFIG                 0xFFC00E48
#define MDMA_S0_X_COUNT                0xFFC00E50
#define MDMA_S0_X_MODIFY               0xFFC00E54
#define MDMA_S0_Y_COUNT                0xFFC00E58
#define MDMA_S0_Y_MODIFY               0xFFC00E5C
#define MDMA_S0_CURR_DESC_PTR          0xFFC00E60
#define MDMA_S0_CURR_ADDR              0xFFC00E64
#define MDMA_S0_IRQ_STATUS             0xFFC00E68
#define MDMA_S0_PERIPHERAL_MAP         0xFFC00E6C
#define MDMA_S0_CURR_X_COUNT           0xFFC00E70
#define MDMA_S0_CURR_Y_COUNT           0xFFC00E78
#define MDMA_D1_NEXT_DESC_PTR          0xFFC00E80
#define MDMA_D1_START_ADDR             0xFFC00E84
#define MDMA_D1_CONFIG                 0xFFC00E88 /* MemDMA Stream 1 Destination Configuration Register */
#define MDMA_D1_X_COUNT                0xFFC00E90
#define MDMA_D1_X_MODIFY               0xFFC00E94
#define MDMA_D1_Y_COUNT                0xFFC00E98
#define MDMA_D1_Y_MODIFY               0xFFC00E9C
#define MDMA_D1_CURR_DESC_PTR          0xFFC00EA0
#define MDMA_D1_CURR_ADDR              0xFFC00EA4
#define MDMA_D1_IRQ_STATUS             0xFFC00EA8
#define MDMA_D1_PERIPHERAL_MAP         0xFFC00EAC
#define MDMA_D1_CURR_X_COUNT           0xFFC00EB0
#define MDMA_D1_CURR_Y_COUNT           0xFFC00EB8
#define MDMA_S1_NEXT_DESC_PTR          0xFFC00EC0
#define MDMA_S1_START_ADDR             0xFFC00EC4
#define MDMA_S1_CONFIG                 0xFFC00EC8
#define MDMA_S1_X_COUNT                0xFFC00ED0
#define MDMA_S1_X_MODIFY               0xFFC00ED4
#define MDMA_S1_Y_COUNT                0xFFC00ED8
#define MDMA_S1_Y_MODIFY               0xFFC00EDC
#define MDMA_S1_CURR_DESC_PTR          0xFFC00EE0
#define MDMA_S1_CURR_ADDR              0xFFC00EE4
#define MDMA_S1_IRQ_STATUS             0xFFC00EE8
#define MDMA_S1_PERIPHERAL_MAP         0xFFC00EEC
#define MDMA_S1_CURR_X_COUNT           0xFFC00EF0
#define MDMA_S1_CURR_Y_COUNT           0xFFC00EF8
#define EBIU_AMGCTL                    0xFFC00A00
#define EBIU_AMBCTL0                   0xFFC00A04
#define EBIU_AMBCTL1                   0xFFC00A08
#define EBIU_SDGCTL                    0xFFC00A10
#define EBIU_SDBCTL                    0xFFC00A14
#define EBIU_SDRRC                     0xFFC00A18
#define EBIU_SDSTAT                    0xFFC00A1C
#define DMA_TC_CNT                     0xFFC00B0C
#define DMA_TC_PER                     0xFFC00B10

#ifndef __BFIN_DEF_ADSP_BF533_proc__
#define L1_INST_SRAM 0xFFA08000 /* 0xFFA08000 -> 0xFFA0BFFF Instruction Bank A SRAM */
#define L1_INST_SRAM_SIZE (0xFFA0BFFF - 0xFFA08000 + 1)
#define L1_INST_SRAM_END (L1_INST_SRAM + L1_INST_SRAM_SIZE)
#define L1_SRAM_SCRATCH 0xFFB00000 /* 0xFFB00000 -> 0xFFB00FFF Scratchpad SRAM */
#define L1_SRAM_SCRATCH_SIZE (0xFFB00FFF - 0xFFB00000 + 1)
#define L1_SRAM_SCRATCH_END (L1_SRAM_SCRATCH + L1_SRAM_SCRATCH_SIZE)
#define SYSMMR_BASE 0xFFC00000 /* 0xFFC00000 -> 0xFFFFFFFF MMR registers */
#define SYSMMR_BASE_SIZE (0xFFFFFFFF - 0xFFC00000 + 1)
#define SYSMMR_BASE_END (SYSMMR_BASE + SYSMMR_BASE_SIZE)
#endif

#endif /* __BFIN_DEF_ADSP_BF531_proc__ */