From 02bb49891eb68739b38fa7d0b1480a00e81558d0 Mon Sep 17 00:00:00 2001 From: =?UTF-8?q?Tr=C3=BCbenbach=2C=20Ralf?= Date: Wed, 20 Apr 2011 13:04:47 +0000 Subject: powerpc/85xx: Fix Wrong PCIe 3 virtual address on corenet_ds platforms MIME-Version: 1.0 Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 8bit This patch fixes a wrong address define in corenet_ds.h (used by P4080DS.h, P3041DS.h, P5020DS.h). Since board/Freescale/corenet_ds/tlb.c does not use the CONFIG_SYS_PCIE3_MEM_VIRT define (uses CONFIG_SYS_PCIE1_MEM_VIRT with a fix offset instead) this has no effect to the functionality. But it may be important for changes in the future? Signed-off-by: Ralf Trübenbach Cc: Andy Fleming Signed-off-by: Kumar Gala --- include/configs/corenet_ds.h | 2 +- 1 file changed, 1 insertion(+), 1 deletion(-) (limited to 'include/configs/corenet_ds.h') diff --git a/include/configs/corenet_ds.h b/include/configs/corenet_ds.h index bec8cd1..9be7f1f 100644 --- a/include/configs/corenet_ds.h +++ b/include/configs/corenet_ds.h @@ -356,7 +356,7 @@ #define CONFIG_SYS_PCIE2_IO_SIZE 0x00010000 /* 64k */ /* controller 3, Slot 1, tgtid 1, Base address 202000 */ -#define CONFIG_SYS_PCIE3_MEM_VIRT 0xe0000000 +#define CONFIG_SYS_PCIE3_MEM_VIRT 0xc0000000 #ifdef CONFIG_PHYS_64BIT #define CONFIG_SYS_PCIE3_MEM_BUS 0xe0000000 #define CONFIG_SYS_PCIE3_MEM_PHYS 0xc40000000ull -- cgit v1.1