summaryrefslogtreecommitdiff
path: root/post
Commit message (Expand)AuthorAgeLines
...
* Prepare for v1.3.3-rc3Wolfgang Denk2008-05-04-1/+1
* lwmon5: fix offset error in sysmon0 POSTSascha Laue2008-04-30-4/+4
* lwmon5: fix manual merge error in POSTSascha Laue2008-04-30-2/+2
* post/board/lwmon5/sysmon.c: fix manual merge error.Wolfgang Denk2008-04-29-5/+3
* POST: fix Makefiles for mpc8xx, lwmon, and netta POSTs.Yuri Tikhonov2008-04-29-6/+7
* lwmon5: update dsPIC POST spezificationSascha Laue2008-04-28-14/+43
* Fix watchdog POST for lwmon5Sascha Laue2008-04-28-2/+3
* post: Fix building with O=Kumar Gala2008-04-28-5/+5
* post/Makefile: make sure to use the correct flagsWolfgang Denk2008-04-26-0/+1
* Coding Style cleanup, update CHANGELOGWolfgang Denk2008-04-26-15/+13
* Merge branch 'master' of /home/wd/git/u-boot/lwmon5Wolfgang Denk2008-04-25-264/+110
|\
| * POST: move CONFIG_POST to MakefilesYuri Tikhonov2008-04-22-20/+60
| * POST: preparations for moving CONFIG_POST to MakefilesYuri Tikhonov2008-04-22-182/+2
| * lwmon5: Fix register test logic to match the specific GDC h/w.Yuri Tikhonov2008-03-18-6/+12
| * Fix backlight in the lwmon5 POST.Yuri Tikhonov2008-03-18-35/+8
| * Some fixes to dspic, fpga, and gdc post tests for lwmon5.Yuri Tikhonov2008-03-18-2/+6
| * The patch introduces the CRITICAL feature of POST tests. If the testYuri Tikhonov2008-03-18-3/+15
| * The patch adds new POST tests for the Lwmon5 board.Yuri Tikhonov2008-03-18-0/+816
| * Enable CODEC POST with CFG_POST_CODEC rather than with CFG_POST_DSP.Yuri Tikhonov2008-03-18-1/+1
* | Fix watchdog POST for lwmon5Sascha Laue2008-04-13-1/+1
* | Coding Style cleanyp; update CHANGELOGWolfgang Denk2008-03-26-6/+6
* | lwmon5 SYSMON POST: fix handling of negative temperaturesYuri Tikhonov2008-03-25-24/+36
* | Merge branch 'master' of /home/wd/git/u-boot/workWolfgang Denk2008-03-22-1/+2
|\ \
| * | LWMON5: fix dsPIC POSTYuri Tikhonov2008-03-22-1/+2
* | | lwmon5 POST: remove unreachable codeWolfgang Denk2008-03-20-19/+24
|/ /
* | LWMON5: POST RTC fixYuri Tikhonov2008-03-20-0/+15
* | lwmon5: Fix register test logic to match the specific GDC h/w.Yuri Tikhonov2008-03-18-6/+12
* | Fix backlight in the lwmon5 POST.Yuri Tikhonov2008-03-18-35/+8
* | Some fixes to dspic, fpga, and gdc post tests for lwmon5. Disable external wa...Yuri Tikhonov2008-03-18-2/+6
* | The patch introduces the CRITICAL feature of POST tests. If the test marked a...Yuri Tikhonov2008-03-18-3/+15
* | The patch adds new POST tests for the Lwmon5 board. These are:Yuri Tikhonov2008-03-18-0/+811
* | Enable CODEC POST with CFG_POST_CODEC rather than with CFG_POST_DSP.Yuri Tikhonov2008-03-18-1/+1
|/
* ppc4xx: program_tlb now uses 64bit physical addessStefan Roese2008-03-15-2/+0
* Fix warnings while compilation of post/drivers/memory.cAnatolij Gustschin2008-03-02-3/+3
* POST: Disable cache while SPR POSTAnatolij Gustschin2008-03-02-0/+14
* Fix CPU POST test failureYuri Tikhonov2008-02-21-0/+3
* Add attribute POST_PREREL to ECC memory POSTLarry Johnson2008-02-07-2/+2
* ppc4xx: Refactor ECC POST for AMCC Denali coreLarry Johnson2008-01-16-131/+135
* ppc_4xx: Fix post spr.c for PPC405Niklaus Giger2008-01-14-0/+6
* POST: Execute SPR test after relocationStefan Roese2008-01-09-1/+1
* Cosmetic changes to ECC POST for AMCC Denali coreLarry Johnson2007-12-27-6/+6
* ppc4xx: Fix compilation problem in 405 cache POST testStefan Roese2007-12-27-1/+1
* ppc4xx: Fix problem in 44x cache POST routineStefan Roese2007-12-27-22/+19
* ppc4xx: Fix lwmon5 compilation problemStefan Roese2007-12-27-29/+0
* Fix/enhance ECC POST for 440EPx/GRxLarry Johnson2007-12-27-46/+46
* PPC4xx: Move/rename ECC POST for 440EPx/GRxLarry Johnson2007-12-27-0/+0
* ppc4xx: use correct io accessors for 4xx ethernet POSTMatthias Fuchs2007-12-27-21/+21
* ppc4xx: Enable CPU POST test for 4xx with dcache enabledStefan Roese2007-10-31-0/+11
* ppc4xx: Change 4xx POST ethernet test to handle cached memory tooStefan Roese2007-10-31-1/+10
* ppc4xx: Remove temporary TLB entry in POST cache test only for 440Stefan Roese2007-10-31-0/+2
generated by cgit v1.1 at 2024-12-12 04:56:58 +0000