summaryrefslogtreecommitdiff
path: root/post
Commit message (Collapse)AuthorAgeLines
...
* lwmon5: fix manual merge error in POSTSascha Laue2008-04-30-2/+2
| | | | Signed-off-by: Sascha Laue <sascha.laue@liebherr.com>
* post/board/lwmon5/sysmon.c: fix manual merge error.Wolfgang Denk2008-04-29-5/+3
| | | | Signed-off-by: Wolfgang Denk <wd@denx.de>
* POST: fix Makefiles for mpc8xx, lwmon, and netta POSTs.Yuri Tikhonov2008-04-29-6/+7
| | | | Signed-off-by: Yuri Tikhonov <yur@emcraft.com>
* lwmon5: update dsPIC POST spezificationSascha Laue2008-04-28-14/+43
| | | | | | | The specification for the lwmon5 board dsPIC POST got changed. Also add defines for the temperatures and voltages. Signed-off-by: Sascha Laue <sascha.laue@liebherr.com>
* Fix watchdog POST for lwmon5Sascha Laue2008-04-28-2/+3
| | | | | | | | If the hardware watchdog detects a voltage error, the watchdog sets GPIO62 to low. The watchdog POST has to detect this low level. Signed-off-by: Sascha Laue <leglas0@legpc180.leg.liebherr.i> Signed-off-by: Wolfgang Denk <wd@denx.de>
* post: Fix building with O=Kumar Gala2008-04-28-5/+5
| | | | Signed-off-by: Kumar Gala <galak@kernel.crashing.org>
* post/Makefile: make sure to use the correct flagsWolfgang Denk2008-04-26-0/+1
| | | | | | | ARFLAGS was not set, which caused "ppc_8xx-ar: creating libgenpost.a" messages to be printed. Signed-off-by: Wolfgang Denk <wd@denx.de>
* Coding Style cleanup, update CHANGELOGWolfgang Denk2008-04-26-15/+13
| | | | Signed-off-by: Wolfgang Denk <wd@denx.de>
* Merge branch 'master' of /home/wd/git/u-boot/lwmon5Wolfgang Denk2008-04-25-264/+110
|\ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | Conflicts: common/cmd_bootm.c common/cmd_log.c include/common.h post/board/lwmon5/Makefile post/board/lwmon5/dsp.c post/board/lwmon5/dspic.c post/board/lwmon5/fpga.c post/board/lwmon5/gdc.c post/board/lwmon5/sysmon.c post/board/lwmon5/watchdog.c Signed-off-by: Wolfgang Denk <wd@denx.de>
| * POST: move CONFIG_POST to MakefilesYuri Tikhonov2008-04-22-20/+60
| | | | | | | | | | | | | | | | | | | | | | | | | | Introduce the new logical option CONFIG_HAS_POST which is set when the platform has CONFIG_POST set. Use CONFIG_HAS_POST in the post/ Makefiles to determine should the POST libs be compiled for the selected target platform, or not. To avoid breaking u-boot linking process, the empty post/libpost.a file is created for platforms which do not have POSTs. Signed-off-by: Yuri Tikhonov <yur@emcraft.com> Signed-off-by: Wolfgang Denk <wd@denx.de>
| * POST: preparations for moving CONFIG_POST to MakefilesYuri Tikhonov2008-04-22-182/+2
| | | | | | | | | | | | | | Remove CONFIG_POST ifdefs from the post/ source files. Signed-off-by: Yuri Tikhonov <yur@emcraft.com> Signed-off-by: Wolfgang Denk <wd@denx.de>
| * lwmon5: Fix register test logic to match the specific GDC h/w.Yuri Tikhonov2008-03-18-6/+12
| | | | | | | | | | Signed-off-by: Dmitry Rakhchev <rda@emcraft.com> Signed-off-by: Yuri Tikhonov <yur@emcraft.com>
| * Fix backlight in the lwmon5 POST.Yuri Tikhonov2008-03-18-35/+8
| | | | | | | | | | | | | | Backlight was switcehd on even when temperature was too low. Signed-off-by: Dmitry Rakhchev <rda@emcraft.com> Signed-off-by: Yuri Tikhonov <yur@emcraft.com>
| * Some fixes to dspic, fpga, and gdc post tests for lwmon5.Yuri Tikhonov2008-03-18-2/+6
| | | | | | | | | | | | | | Disable external watch-dog for now. Signed-off-by: Dmitry Rakhchev <rda@emcraft.com> Signed-off-by: Yuri Tikhonov <yur@emcraft.com>
| * The patch introduces the CRITICAL feature of POST tests. If the testYuri Tikhonov2008-03-18-3/+15
| | | | | | | | | | | | | | | | | | marked as POST_CRITICAL fails then the alternative, post_critical, boot-command is used. If this command is not defined then U-Boot enters into interactive mode. Signed-off-by: Dmitry Rakhchev <rda@emcraft.com> Signed-off-by: Yuri Tikhonov <yur@emcraft.com>
| * The patch adds new POST tests for the Lwmon5 board.Yuri Tikhonov2008-03-18-0/+816
| | | | | | | | | | | | | | | | | | | | | | | | | | These are: * External Watchdog test; * dsPIC tests; * FPGA test; * GDC test; * Sysmon tests. Signed-off-by: Dmitry Rakhchev <rda@emcraft.com> Signed-off-by: Yuri Tikhonov <yur@emcraft.com>
| * Enable CODEC POST with CFG_POST_CODEC rather than with CFG_POST_DSP.Yuri Tikhonov2008-03-18-1/+1
| | | | | | | | Signed-off-by: Dmitry Rakhchev <rda@emcraft.com>
* | Fix watchdog POST for lwmon5Sascha Laue2008-04-13-1/+1
| | | | | | | | | | | | | | If the hardware watchdog detects a voltage error, the watchdog sets GPIO62 to low. The watchdog POST has to detect this low level. Signed-off-by: Sascha Laue <leglas0@legpc180.leg.liebherr.i>
* | Coding Style cleanyp; update CHANGELOGWolfgang Denk2008-03-26-6/+6
| | | | | | | | Signed-off-by: Wolfgang Denk <wd@denx.de>
* | lwmon5 SYSMON POST: fix handling of negative temperaturesYuri Tikhonov2008-03-25-24/+36
| | | | | | | | | | | | Fix errors in the LWMON5 Sysmon POST for negative temperatures. Signed-off-by: Yuri Tikhonov <yur@emcraft.com>
* | Merge branch 'master' of /home/wd/git/u-boot/workWolfgang Denk2008-03-22-1/+2
|\ \
| * | LWMON5: fix dsPIC POSTYuri Tikhonov2008-03-22-1/+2
| | | | | | | | | | | | | | | | | | Add test for DPIC_SYS_ERROR_REG to be zero in the LWMON5 dsPIC POST. Signed-off-by: Yuri Tikhonov <yur@emcraft.com> ---
* | | lwmon5 POST: remove unreachable codeWolfgang Denk2008-03-20-19/+24
|/ / | | | | | | | | | | plus some coding style cleanup Signed-off-by: Wolfgang Denk <wd@denx.de>
* | LWMON5: POST RTC fixYuri Tikhonov2008-03-20-0/+15
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | Modify the RTC API to provide one a status for the time reported by the rtc_get() function: 0 - a reliable time is guaranteed, < 0 - a reliable time isn't guaranteed (power fault, clock issues, and so on). The RTC chip drivers are responsible for providing this info if the corresponding chip supports such functionality. If not - always report that the time is reliable. The POST RTC test was modified to detect the RTC faults utilizing this new rtc_get() feature. Signed-off-by: Yuri Tikhonov <yur@emcraft.com>
* | lwmon5: Fix register test logic to match the specific GDC h/w.Yuri Tikhonov2008-03-18-6/+12
| | | | | | | | | | Signed-off-by: Dmitry Rakhchev <rda@emcraft.com> Signed-off-by: Yuri Tikhonov <yur@emcraft.com>
* | Fix backlight in the lwmon5 POST.Yuri Tikhonov2008-03-18-35/+8
| | | | | | | | | | | | | | Backlight was switched on even when temperature was too low. Signed-off-by: Dmitry Rakhchev <rda@emcraft.com> Signed-off-by: Yuri Tikhonov <yur@emcraft.com>
* | Some fixes to dspic, fpga, and gdc post tests for lwmon5. Disable external ↵Yuri Tikhonov2008-03-18-2/+6
| | | | | | | | | | | | | | watch-dog for now. Signed-off-by: Dmitry Rakhchev <rda@emcraft.com> Signed-off-by: Yuri Tikhonov <yur@emcraft.com>
* | The patch introduces the CRITICAL feature of POST tests. If the test marked ↵Yuri Tikhonov2008-03-18-3/+15
| | | | | | | | | | | | | | as POST_CRITICAL fails then the alternative, post_critical, boot-command is used. If this command is not defined then U-Boot enters into interactive mode. Signed-off-by: Dmitry Rakhchev <rda@emcraft.com> Signed-off-by: Yuri Tikhonov <yur@emcraft.com>
* | The patch adds new POST tests for the Lwmon5 board. These are:Yuri Tikhonov2008-03-18-0/+811
| | | | | | | | | | | | | | | | | | | | | | * External Watchdog test; * dsPIC tests; * FPGA test; * GDC test; * Sysmon tests. Signed-off-by: Dmitry Rakhchev <rda@emcraft.com> Signed-off-by: Yuri Tikhonov <yur@emcraft.com>
* | Enable CODEC POST with CFG_POST_CODEC rather than with CFG_POST_DSP.Yuri Tikhonov2008-03-18-1/+1
|/ | | | Signed-off-by: Dmitry Rakhchev <rda@emcraft.com>
* ppc4xx: program_tlb now uses 64bit physical addessStefan Roese2008-03-15-2/+0
| | | | | | | | This patch changes the physical addess parameter from 32bit to 64bit. This is needed for 36bit 4xx platforms to access areas located beyond the 4GB border, like SoC peripherals (EBC etc.). Signed-off-by: Stefan Roese <sr@denx.de>
* Fix warnings while compilation of post/drivers/memory.cAnatolij Gustschin2008-03-02-3/+3
| | | | | | Fix warnings while compilation with new gcc in eldk-4.2 Signed-off-by: Anatolij Gustschin <agust@denx.de>
* POST: Disable cache while SPR POSTAnatolij Gustschin2008-03-02-0/+14
| | | | | | | | Currently (since commit b2e2142c) u-boot crashes on sequoia board while SPR test if CONFIG_4xx_DCACHE is enabled. This patch disables the cache while SPR test. Signed-off-by: Anatolij Gustschin <agust@denx.de>
* Fix CPU POST test failureYuri Tikhonov2008-02-21-0/+3
| | | | | | | | | | | | The CPU POST test code (run from cpu_post_exec_31()) doesn't follow the ABI carefully, at least the CR3, CR4, and CR5 fields of CR are clobbered by it. The gcc-4.2 with its more aggressive optimization exposes this fact. This patch just saves the CR value before running the test code, so allowing it to do anything it wants with CR. Signed-off-by: Dmitry Rakhchev <rda@emcraft.com> Acked-by: Yuri Tikhonov <yur@emcraft.com> --
* Add attribute POST_PREREL to ECC memory POSTLarry Johnson2008-02-07-2/+2
| | | | Signed-off-by: Larry Johnson <lrj@acm.org>
* ppc4xx: Refactor ECC POST for AMCC Denali coreLarry Johnson2008-01-16-131/+135
| | | | | | | | | | | | | The ECC POST reported intermittent failures running after power-up on the Korat PPC440EPx board. Even when the test passed, the debugging output occasionally reported additional unexpected ECC errors. This refactoring has three main objectives: (1) minimize the code executed with ECC enabled during the tests, (2) add more checking of the results so any unexpected ECC errors would cause the test to fail, and (3) use synchronization (only) where required by the processor. Signed-off-by: Larry Johnson <lrj@acm.org>
* ppc_4xx: Fix post spr.c for PPC405Niklaus Giger2008-01-14-0/+6
| | | | | | | post/cpu/ppc4xx/spr.c contained a few checks for registers only present for PPC440 and derivates processor. Signed-off-by: Niklaus Giger <niklaus.giger@netstal.com>
* POST: Execute SPR test after relocationStefan Roese2008-01-09-1/+1
| | | | | | | | | | On LWMON5 we now use d-cache as init-ram and stack. The SPR POST test uses self modifying code and this doesn't work with stack in d-cache, since I can't move the code from d-cache to i-cache. We move the SPR test to be executed a little later, after relocation. Then stack is located in SDRAM and this self-modifying code is no problem anymore. Signed-off-by: Stefan Roese <sr@denx.de>
* Cosmetic changes to ECC POST for AMCC Denali coreLarry Johnson2007-12-27-6/+6
| | | | Signed-off-by: Larry Johnson <lrj@acm.org>
* ppc4xx: Fix compilation problem in 405 cache POST testStefan Roese2007-12-27-1/+1
| | | | Signed-off-by: Stefan Roese <sr@denx.de>
* ppc4xx: Fix problem in 44x cache POST routineStefan Roese2007-12-27-22/+19
| | | | | | | | | | | As repoted by Larry Johnson, running "diag run cache" caused a crash in U-Boot. This problem was introduced by a patch that removed the TLB entry for the cache test after the test has completed. Since this TLB was only setup once, a 2nd attempt to run this cache test failed with a crash. Now this TLB entry is created every time the routine is called. Signed-off-by: Stefan Roese <sr@denx.de>
* ppc4xx: Fix lwmon5 compilation problemStefan Roese2007-12-27-29/+0
| | | | | | | Now that the 440EPx ECC test is not board specific anymore remove this Makefile. Signed-off-by: Stefan Roese <sr@denx.de>
* Fix/enhance ECC POST for 440EPx/GRxLarry Johnson2007-12-27-46/+46
| | | | | | | | | This patch allows the ECC POST to be used for different boards with the PPC440 Denali SDRAM controller. Modifications include skipping the test if ECC is not enabled (as for non-ECC DIMMs) and adding synchronization to prevent timing errors. Signed-off-by: Larry Johnson <lrj@acm.org>
* PPC4xx: Move/rename ECC POST for 440EPx/GRxLarry Johnson2007-12-27-0/+0
| | | | Signed-off-by: Larry Johnson <lrj@acm.org>
* ppc4xx: use correct io accessors for 4xx ethernet POSTMatthias Fuchs2007-12-27-21/+21
| | | | Signed-off-by: Matthias Fuchs <matthias.fuchs@esd-electronics.com>
* ppc4xx: Enable CPU POST test for 4xx with dcache enabledStefan Roese2007-10-31-0/+11
| | | | | | | | Now with caches enabled (i- and d-cache) on 44x, we need a chance to disable the cache for the CPU POST tests, since these tests consist of self modifying code. This is done via the new change_tlb() function. Signed-off-by: Stefan Roese <sr@denx.de>
* ppc4xx: Change 4xx POST ethernet test to handle cached memory tooStefan Roese2007-10-31-1/+10
| | | | | | | This patch enables the 4xx EMAC POST driver to work too, when dcache is enabled. Signed-off-by: Stefan Roese <sr@denx.de>
* ppc4xx: Remove temporary TLB entry in POST cache test only for 440Stefan Roese2007-10-31-0/+2
| | | | Signed-off-by: Stefan Roese <sr@denx.de>
* ppc4xx: Remove compiler warning from previous commitStefan Roese2007-10-31-1/+1
| | | | Signed-off-by: Stefan Roese <sr@denx.de>
* ppc4xx: Remove temporary TLB entry in POST cache testStefan Roese2007-10-31-0/+2
| | | | Signed-off-by: Stefan Roese <sr@denx.de>
generated by cgit v1.1 at 2024-12-02 14:10:38 +0000