summaryrefslogtreecommitdiff
path: root/include
Commit message (Collapse)AuthorAgeLines
* avr32: Add gclk helper functionsHaavard Skinnemoen2008-09-01-2/+97
| | | | | | | | | | | Add two helper functions for configuring and enabling generic clocks: - gclk_enable_output: Enables output on a GCLKx pin - gclk_set_rate: Configures a gclk to run at a specific rate This should eliminate any reason to go mucking about with PM registers from board code. Signed-off-by: Haavard Skinnemoen <haavard.skinnemoen@atmel.com>
* avr32: refactor the portmux/gpio codeHaavard Skinnemoen2008-09-01-184/+243
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | - Separate the portmux configuration functionality from the GPIO pin control API. - Separate the controller-specific code from the chip-specific code. - Allow "ganged" port configuration (multiple pins at once). - Add more flexibility to the "canned" peripheral select functions: - Allow using more than 23 address bits, more chip selects, as well as NAND- and CF-specific pins. - Make the MACB SPEED pin optional, and choose between MII/RMII using a parameter instead of an #ifdef. - Make it possible to use other MMC slots than slot 0, and support different MMC/SDCard data bus widths. - Use more reasonable pull-up defaults; floating pins may consume a lot of power. - Get rid of some custom portmux code from the mimc200 board code. The old gpio/portmux API couldn't really handle its requirements, but the new one can. - Add documentation. The end result is slightly smaller code for all boards. Which isn't really the point, but at least it isn't any larger. This has been verified on ATSTK1002 and ATNGW100. I'd appreciate if the board maintainers could help me test this on their boards. In particular, the mimc200 port has lost a lot of code, so I'm hoping Mark can help me out. Signed-off-by: Haavard Skinnemoen <haavard.skinnemoen@atmel.com> Cc: Hans-Christian Egtvedt <hans-christian.egtvedt@atmel.com> Cc: Mark Jackson <mpfj@mimc.co.uk> Cc: Alex Raimondi <alex.raimondi@miromico.ch> Cc: Julien May <julien.may@miromico.ch> Changes since v1: * Enable pullup on NWAIT * Add missing include to portmux-pio.h * Rename CONFIG_PIO2 -> CONFIG_PORTMUX_PIO to match docs
* avr32: data_bits should reflect the actual number of data bitsHaavard Skinnemoen2008-09-01-2/+2
| | | | | | | | Make the data_bits enum in struct sdram_config reflect the actual number of data bits on the bus, i.e. 16 or 32. Having 0 mean 16 bits and 1 mean 32 bits is just too confusing. Signed-off-by: Haavard Skinnemoen <haavard.skinnemoen@atmel.com>
* Merge branch 'Makefile' of git://git.denx.de/u-boot-armWolfgang Denk2008-09-01-125/+477
|\
| * devices: merge to list_headJean-Christophe PLAGNIOL-VILLARD2008-08-31-80/+5
| | | | | | | | Signed-off-by: Jean-Christophe PLAGNIOL-VILLARD <plagnioj@jcrosoft.com>
| * update linux/listJean-Christophe PLAGNIOL-VILLARD2008-08-31-45/+472
| | | | | | | | Signed-off-by: Jean-Christophe PLAGNIOL-VILLARD <plagnioj@jcrosoft.com>
* | Merge branch 'master' of git://git.denx.de/u-boot-armWolfgang Denk2008-09-01-3/+1358
|\ \
| * | davinci: fix remaining dm644x_ethJean-Christophe PLAGNIOL-VILLARD2008-08-31-2/+2
| | | | | | | | | | | | Signed-off-by: Jean-Christophe PLAGNIOL-VILLARD <plagnioj@jcrosoft.com>
| * | smdk6400: Use CONFIG_FLASH_CFI_DRIVERJean-Christophe PLAGNIOL-VILLARD2008-08-31-1/+1
| | | | | | | | | | | | Signed-off-by: Jean-Christophe PLAGNIOL-VILLARD <plagnioj@jcrosoft.com>
| * | smdk6400: remove redundant bootargs definitionGuennadi Liakhovetski2008-08-31-1/+0
| | | | | | | | | | | | | | | | | | Double bootargs setting leads to a duplicated environmant entry. Signed-off-by: Guennadi Liakhovetski <lg@denx.de>
| * | ARM: Add support for S3C6400 based SMDK6400 boardGuennadi Liakhovetski2008-08-31-0/+308
| | | | | | | | | | | | | | | | | | | | | | | | | | | SMDK6400 can only boot U-Boot from NAND-flash. This patch adds a nand_spl driver for it too. The board can also boot from the NOR flash, but due to hardware limitations it can only address 64KiB on it, which is not enough for U-Boot. Based on the original sources by Samsung for U-Boot 1.1.6. Signed-off-by: Guennadi Liakhovetski <lg@denx.de>
| * | ARM: Add arm1176 core with S3C6400 SoCGuennadi Liakhovetski2008-08-31-1/+1049
| |/ | | | | | | | | | | Based on the original S3C64XX port by Samsung for U-Boot 1.1.6. Signed-off-by: Guennadi Liakhovetski <lg@denx.de>
* | Merge branch 'master' of git://git.denx.de/u-boot-ppc4xxWolfgang Denk2008-09-01-1/+1
|\ \
| * | ppc4xx: Increase image size for NAND boot targetStefan Roese2008-08-30-1/+1
| |/ | | | | | | | | | | | | This is needed since now with HUSH enabled (amcc-common.h) the image read from NAND exceeds the previous limit. Signed-off-by: Stefan Roese <sr@denx.de>
* | Merge branch 'master' of git://git.denx.de/u-boot-shWolfgang Denk2008-09-01-1/+905
|\ \
| * | sh: Fix compile error rsk7203 boardNobuhiro Iwamatsu2008-08-31-2/+2
| | | | | | | | | | | | | | | | | | | | | | | | This boards used old type preprocessor. This patch fix compile error. Signed-off-by: Nobuhiro Iwamatsu <iwamatsu.nobuhiro@renesas.com> Signed-off-by: Nobuhiro Iwamatsu <iwamatsu@nigauri.org>
| * | sh: Fix compile error sh7785lcr boardNobuhiro Iwamatsu2008-08-31-2/+2
| | | | | | | | | | | | | | | | | | | | | | | | This boards used old type preprocessor. This patch fix compile error. Signed-off-by: Nobuhiro Iwamatsu <iwamatsu.nobuhiro@renesas.com> Signed-off-by: Nobuhiro Iwamatsu <iwamatsu@nigauri.org>
| * | sh: Renesas Solutions AP325RXA board supportNobuhiro Iwamatsu2008-08-31-0/+177
| | | | | | | | | | | | | | | | | | | | | | | | | | | AP325RXA is SH7723's reference board. This has SCIF, NOR Flash, Ethernet, USB host, LCDC, SD Host, Camera and other. In this patch, support SCIF, NOR Flash, and Ethernet. Signed-off-by: Nobuhiro Iwamatsu <iwamatsu.nobuhiro@renesas.com> Signed-off-by: Nobuhiro Iwamatsu <iwamatsu@nigauri.org>
| * | sh: add support Renesas SH7723Nobuhiro Iwamatsu2008-08-31-0/+211
| | | | | | | | | | | | | | | | | | | | | | | | Renesas SH7723 has 5 SCIF, SD, Camera, LCDC and other. This patch supports CPU register's header file and SCIF serial driver. Signed-off-by: Nobuhiro Iwamatsu <iwamatsu.nobuhiro@renesas.com> Signed-off-by: Nobuhiro Iwamatsu <iwamatsu@nigauri.org>
| * | sh: Renesas RSK+ 7203 board supportNobuhiro Iwamatsu2008-08-31-0/+107
| | | | | | | | | | | | | | | | | | | | | This adds initial support for the RTE RSK+ SH7203 board. Signed-off-by: Nobuhiro Iwamatsu <iwamatsu.nobuhiro@renesas.com> Signed-off-by: Nobuhiro Iwamatsu <iwamatsu@nigauri.org>
| * | sh: Add support Renesas SH7203 processorNobuhiro Iwamatsu2008-08-31-0/+41
| | | | | | | | | | | | | | | Signed-off-by: Nobuhiro Iwamatsu <iwamatsu.nobuhiro@renesas.com> Signed-off-by: Nobuhiro Iwamatsu <iwamatsu@nigauri.org>
| * | sh: Add support SH2/SH2A which is CPU of Renesas TechnologyNobuhiro Iwamatsu2008-08-31-1/+44
| | | | | | | | | | | | | | | | | | | | | Add support SH2/SH2A basic function. Signed-off-by: Nobuhiro Iwamatsu <iwamatsu.nobuhiro@renesas.com> Signed-off-by: Nobuhiro Iwamatsu <iwamatsu@nigauri.org>
| * | sh: Renesas R0P7785LC0011RL board supportNobuhiro Iwamatsu2008-08-31-0/+167
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | This board has SH7785, 512MB DDR2-SDRAM, NOR Flash, Graphic, Ethernet, USB, SD, RTC, and I2C controller. This patch supports the following functions: - 128MB DDR2-SDRAM (29-bit address mode only) - NOR Flash - USB host - Ethernet Signed-off-by: Yoshihiro Shimoda <shimoda.yoshihiro@renesas.com> Signed-off-by: Nobuhiro Iwamatsu <iwamatsu@nigauri.org>
| * | sh: add support for SH7785Yoshihiro Shimoda2008-08-31-0/+158
| |/ | | | | | | | | | | | | | | Renesas SH7785 has DDR2-SDRAM controller, PCI, and other. This patch supports CPU register's header file. Signed-off-by: Yoshihiro Shimoda <shimoda.yoshihiro@renesas.com> Signed-off-by: Nobuhiro Iwamatsu <iwamatsu@nigauri.org>
* | Merge branch 'master' of git://git.denx.de/u-boot-mpc5xxxWolfgang Denk2008-08-31-0/+95
|\ \
| * | Move MPC5xxx_FEC driver to drivers/netBen Warren2008-08-29-0/+93
| | | | | | | | | | | | Signed-off-by: Ben Warren <biggerbadderben@gmail.com>
| * | ADS5121: Fix NOR and CPLD ALE timing for rev 2 siliconJohn Rigby2008-08-28-0/+2
| |/ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | MPC5121 rev 2 silicon has a new register for controlling how long CS is asserted after deassertion of ALE in multiplexed mode. The default is to assert CS together with ALE. The alternative is to assert CS (ALEN+1)*LPC_CLK clocks after deassertion of ALE. The default is wrong for the NOR flash and CPLD on the ADS5121. This patch turns on the alternative for CS0 (NOR) and CS2 (CPLD) it does so conditionally based on silicon rev 2.0 or greater. Signed-off-by: Martha J Marx <mmarx@silicontkx.com> Signed-off-by: John Rigby <jrigby@freescale.com>
* | ColdFire: I2C fix for multiple platformsTsiChung Liew2008-08-28-11/+19
| | | | | | | | Signed-off-by: TsiChung Liew <Tsi-Chung.Liew@freescale.com>
* | ColdFire: Add CONFIG_MII_INIT for M5272C3TsiChung Liew2008-08-28-0/+1
| | | | | | | | Signed-off-by: TsiChung Liew <Tsi-Chung.Liew@freescale.com>
* | ColdFire: Multiple fixes for MCF5445x platformsTsiChung Liew2008-08-28-7/+3
| | | | | | | | | | | | | | | | | | | | Add FEC pin set and mii reset in __mii_init(). Change legacy flash vendor from 2 to AMD LEGACY (0xFFF0), change cfi_offset to 0, and change CFG_FLASH_CFI to CONFIG_FLASH_CFI_LEGACY. Correct M54451EVB and M54455EVB env settings in configuration file. Signed-off-by: TsiChung Liew <Tsi-Chung.Liew@freescale.com>
* | ColdFire: Change the SDRAM BRD2WT timing from 3 to 7TsiChung Liew2008-08-28-2/+2
| | | | | | | | | | | | | | The user manuals recommend 7. Signed-off-by: Kurt Mahan <kmahan@freescale.com> Acked-by: TsiChung Liew <Tsi-Chung.Liew@freescale.com>
* | ColdFire: Raise uart baudrate to 115200 bpsTsiChung Liew2008-08-28-8/+8
|/ | | | | | | M5249EVB, M5271EVB, M5272C3, M5275EVB and M5282EVB platforms uart baudrate increase from 19200 to 115200 bps Signed-off-by: TsiChung Liew <Tsi-Chung.Liew@freescale.com>
* Merge branch 'master' of git://git.denx.de/u-boot-mpc5xxxWolfgang Denk2008-08-28-0/+376
|\
| * mpc52xx: added support for the MPC5200 based MUC.MC52 board from MAN.Heiko Schocher2008-08-27-0/+376
| | | | | | | | Signed-off-by: Heiko Schocher <hs@denx.de>
* | mpc85xx: Add support for the MPC8536DS reference boardKumar Gala2008-08-27-0/+594
| | | | | | | | | | | | | | | | | | Signed-off-by: Kumar Gala <galak@kernel.crashing.org> Signed-off-by: Srikanth Srinivasan <srikanth.srinivasan@freescale.com> Signed-off-by: Dejan Minic <minic@freescale.com> Signed-off-by: Jason Jin <Jason.jin@freescale.com> Signed-off-by: Dave Liu <daveliu@freescale.com> Signed-off-by: Kumar Gala <galak@kernel.crashing.org>
* | mpc85xx: Add support for the MPC8536Kumar Gala2008-08-27-3/+18
| | | | | | | | | | | | | | | | | | | | | | The MPC8536 Adds SDHC and SATA controllers to the PQ3 family. We also have SERDES init code for the 8536. Signed-off-by: Kumar Gala <galak@kernel.crashing.org> Signed-off-by: Srikanth Srinivasan <srikanth.srinivasan@freescale.com> Signed-off-by: Dejan Minic <minic@freescale.com> Signed-off-by: Jason Jin <Jason.jin@freescale.com> Signed-off-by: Dave Liu <daveliu@freescale.com>
* | mpc85xx: Add support for the MPC8572DS reference boardKumar Gala2008-08-27-0/+576
| | | | | | | | Signed-off-by: Kumar Gala <galak@kernel.crashing.org>
* | FSL DDR: Remove old SPD support from cpu/mpc85xxKumar Gala2008-08-27-0/+4
| | | | | | | | | | | | | | All 85xx boards have been converted to the new code so we can remove the old SPD DDR setup code. Signed-off-by: Kumar Gala <galak@kernel.crashing.org>
* | FSL DDR: Convert STXSSA to new DDR code.Kumar Gala2008-08-27-13/+17
| | | | | | | | Signed-off-by: Kumar Gala <galak@kernel.crashing.org>
* | FSL DDR: Convert STXGP3 to new DDR code.Kumar Gala2008-08-27-13/+17
| | | | | | | | Signed-off-by: Kumar Gala <galak@kernel.crashing.org>
* | FSL DDR: Convert SBC8560 to new DDR code.Kumar Gala2008-08-27-9/+41
| | | | | | | | Signed-off-by: Kumar Gala <galak@kernel.crashing.org>
* | FSL DDR: Convert MPC8540EVAL to new DDR code.Kumar Gala2008-08-27-7/+19
| | | | | | | | Signed-off-by: Kumar Gala <galak@kernel.crashing.org>
* | FSL DDR: Convert PM856 to new DDR code.Kumar Gala2008-08-27-30/+28
| | | | | | | | Signed-off-by: Kumar Gala <galak@kernel.crashing.org>
* | FSL DDR: Convert PM854 to new DDR code.Kumar Gala2008-08-27-30/+28
| | | | | | | | Signed-off-by: Kumar Gala <galak@kernel.crashing.org>
* | FSL DDR: Convert sbc8548 to new DDR code.Kumar Gala2008-08-27-13/+18
| | | | | | | | Signed-off-by: Kumar Gala <galak@kernel.crashing.org>
* | FSL DDR: Convert atum8548 to new DDR code.Kumar Gala2008-08-27-32/+30
| | | | | | | | Signed-off-by: Kumar Gala <galak@kernel.crashing.org>
* | FSL DDR: Convert socrates to new DDR code.Kumar Gala2008-08-27-11/+18
| | | | | | | | Signed-off-by: Kumar Gala <galak@kernel.crashing.org>
* | FSL DDR: Convert MPC8544DS to new DDR code.Kumar Gala2008-08-27-18/+20
| | | | | | | | Signed-off-by: Kumar Gala <galak@kernel.crashing.org>
* | FSL DDR: Convert MPC8568MDS to new DDR code.Jon Loeliger2008-08-27-18/+20
| | | | | | | | | | Signed-off-by: Jon Loeliger <jdl@freescale.com> Signed-off-by: Kumar Gala <galak@kernel.crashing.org>
* | FSL DDR: Convert MPC8548CDS to new DDR code.Jon Loeliger2008-08-27-17/+20
| | | | | | | | | | Signed-off-by: Jon Loeliger <jdl@freescale.com> Signed-off-by: Kumar Gala <galak@kernel.crashing.org>
generated by cgit v1.1 at 2024-12-21 02:20:22 +0000