| Commit message (Collapse) | Author | Age | Lines |
|
|
|
|
|
|
|
| |
google split A/B metadata management and slot verify to 2 libs,
move fsl_avb on top of them to use libavb/libavb_ab.
Change-Id: I02518d12208ec0df7f63f1da74684b6da5473aec
Signed-off-by: Winter Wang <wente.wang@nxp.com>
|
|
|
|
|
|
|
|
|
| |
update avb to:
https://android.googlesource.com/platform/external/avb/
commit:baf59e232e48d0111e4b38f74c60c89e6f8f0b14
Change-Id: I4bff97d5bbd819217e25367b69a220400c7095af
Signed-off-by: Winter Wang <wente.wang@nxp.com>
|
|
|
|
|
|
|
| |
"imx6ul_iopb" for iopb board, "imx6ul_pico" pico board
Change-Id: If7ec3afaf4a278a6ec86fbfd863a7632d16beb51
Signed-off-by: Winter Wang <wente.wang@nxp.com>
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
* Remove recovery/bootloader mode checking based on snvs register
* Use the API fastboot_run_bootmode() as the entry to check different
boot mode
* Set boot mode based on commands stored in bcb structure to align
Android's bootloader_message_writer.cpp
bootonce-bootloader -- > Fastboot mode
boot-recovery -- > Recovery mode
* Rename the recovery.c as recovery_keypad.c as only handle keypad
Change-Id: If34bee0c78bdca252e33296d61443d01a8fc8e96
Signed-off-by: Chen Guoyin <guoyin.chen@nxp.com>
|
|
|
|
|
|
|
| |
Make all partitions can be flashed by sparse image if it is
in raw format
Signed-off-by: Chen Guoyin <guoyin.chen@nxp.com>
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
* support avb in picosom/evk_6ul boards;
* use CONFIG_FSL_BOOTCTL instead of CONFIG_BRILLO_SUPPORT
to separate using FSL version of bootctl or not;
* separate all avb part with CONFIG_AVB_SUPPORT;
* in picosom/evk_6ul board config headers:
modify malloc size as avb needs to load the whole bootimage;
add partition uuid which libavb needs.
* add avb verify in boota;
* add bootctl set_active cb using libavb's interface;
* add bootctl getvar cb using libavb's interface;
* add vbmeta_a/b partition to store vbmeta image, add avbkey
partition to store avb related keyblob;
* add LOCK/UNLOCK for avb;
if in LOCK state, verify fail will cause boot fail;
if in UNLOCK state, verify fail only print a msg and
go on boot the "_a" slot, maybe it's better to use bootctl
to select the bootable slot, but libavb doesn't have this
interface exported.
switch from LOCK to UNLOCK causes a erase of rollback_index
in avbkey partition.
Signed-off-by: Winter Wang <wente.wang@nxp.com>
|
|
|
|
|
|
|
|
|
| |
* add fsl uboot version of AvbOps;
* export some bootctl interface from libavb;
* save avb public key and rollback index using
keyblob encrypted by caam;
Signed-off-by: Winter Wang <wente.wang@nxp.com>
|
|
|
|
|
|
| |
unify support for android/brillo.
Signed-off-by: Winter Wang <wente.wang@nxp.com>
|
|
|
|
|
|
|
| |
add iopb config in board/freescale/mx6ul_nxpu_iopb
add brillo config in include/configs/mx6ul_nxpu_iopb.h
Signed-off-by: fang hui <hui.fang@nxp.com>
|
|
|
|
|
|
|
| |
Enable the configurations CONFIG_MODULE_FUSE and CONFIG_OF_SYSTEM_SETUP for
module fuse check. And modify board level codes for SD, FEC and EIM.
Signed-off-by: Ye Li <ye.li@nxp.com>
|
|
|
|
|
|
|
|
|
| |
Pin GPIO5_IO01 is for detect 256M/512M version,
this pin is pulled high for 512M version and low
for 256M version.
Just print version check message out .
Signed-off-by: Winter Wang <wente.wang@nxp.com>
|
|
|
|
|
|
| |
Add CONFIG_CMD_FS_GENERIC and CONFIG_CMD_EXT4
Signed-off-by: Chen Guoyin <guoyin.chen@nxp.com>
|
|
|
|
|
|
|
|
| |
support iot on imx7d emmc board
use gpt partition
not use encrypt lock for imx7d
Signed-off-by: fang hui <hui.fang@nxp.com>
|
|
|
|
|
|
| |
change PRODUCT_NAME to 'imx6ul'
Signed-off-by: Winter Wang <wente.wang@nxp.com>
|
|
|
|
|
|
|
|
|
|
| |
Get valid serialno.
Product name should be set according to the special board.
The default name set to "NXP i.MX",
For picoimx board, use "picoimx".
Signed-off-by: fang hui <hui.fang@nxp.com>
|
|
|
|
|
|
|
| |
on picoimx, DRAM is 256M,
change CONFIG_USB_FASTBOOT_BUF_SIZE from 400M to 200M
Signed-off-by: fang hui <hui.fang@freescale.com>
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
. for pico, add CONFIG_EFI_PARTITION to support gpt
. for pico, save boot_para in boot0 area
. align partition sequence as brillo defined
boot_a, boot_b, system_a, system_b, oem_a, oem_b, misc, userdata, fbmic
. in fsl_caam.c, use mask 0xffffffc0 to assure the addr is 64 bytes align
Signed-off-by: fang hui <hui.fang@freescale.com>
|
|
|
|
|
|
|
|
| |
The uboot binary for auto 6q board may exceed the 512k
The env offset need to be larger thn the uboot binary size
Extend the env offset to 768k for all imx6/7 boards
Signed-off-by: Chen Guoyin <guoyin.chen@freescale.com>
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
Table 41 of the JEDEC standard for eMMC says that bit 31 of
the command argument is obsolete when issuing the ERASE
command (CMD38) on page 115 of this document:
http://www.jedec.org/sites/default/files/docs/jesd84-B45.pdf
The SD Card Association Physical Layer Simplified Specification also
makes no mention of the use of bit 31.
https://www.sdcard.org/downloads/pls/part1_410.pdf
The Linux kernel distinguishes between secure (bit 31 set) and
non-secure erase, and this patch copies the macro names from
include/linux/mmc/core.h.
Tested-by: Fabio Estevam <fabio.estevam@freescale.com>
Signed-off-by: Eric Nelson <eric@nelint.com>
Tested-by: Hector Palacios <hector.palacios@digi.com>
(cherry picked from commit 1aa2d074a7acda61eb43e654ced21c139703633c)
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
Support below fastboot getvar commands:
o version-baseband
o version-bootloader
o product
o off-mode-charge
o variant
o battery-voltage
o battery-soc-ok
o partition-size:<partition name>
o partition-type:< partition name>
Signed-off-by: Wang Haoran <Haoran.Wang@freescale.com>
|
|
|
|
|
|
|
|
|
| |
Enable fastboot lock/unlock for Brillo in i.MX6UL
platforms include:
o Pico i.MX6UL
o EVK i.MX6UL 14x14
Signed-off-by: Wang Haoran <Haoran.Wang@freescale.com>
|
|
|
|
|
|
|
|
|
|
|
| |
Enable fastboot lock/unlock support for Android in i.MX6
platform include:
o i.MX6QP/Q/DL sabresd
o i.MX6QP/Q/DL sabreauto (non NAND)
o i.MX6SX sabresd
o i.MX6SX sabreauto (nan NAND)
Signed-off-by: Wang Haoran <Haoran.Wang@freescale.com>
|
|
|
|
|
|
|
|
|
| |
Cherry-pick patch from Renato Frias <b13784@freescale.com>
to enable CAAM in U-Boot.
Modify the CAAM Keyblob to general memory mode.
Signed-off-by: Wang Haoran <Haoran.Wang@freescale.com>
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
. Change user data partition name from "data" to "userdata".
. Support "product" in "getvar" command.
. In "getvar", if the variable is not supported,
just response with "OKAY", not with "FAILVariable not implemented".
Since the test will verify that the return val is 0,
and the value is a hollow string.
Signed-off-by: fang hui <hui.fang@freescale.com>
|
|
|
|
|
|
|
|
| |
1 Add some APIs to operate BCB/command.
2 Add action to check the command of BCB.
It can cover the case that power down when do factory-reset\ota in recovery mode.
Signed-off-by: zhang sanshan <b51434@freescale.com>
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
Partition name change from slotmeta to misc.
Read/write raw data on partition misc, not use ext4 file system.
Store meta in bootloader_message.slot_suffix, as defined in
bootable/recovery/bootloader.h
The first 4 bytes of boot_ctl are defined as magic number.
Also, modify code to remove warning in drivers/usb/gadget/bootctrl.c
warning: implicit declaration of function 'do_read'
Signed-off-by: fang hui <b31070@freescale.com>
|
|
|
|
|
|
|
|
|
| |
brillo need bootlader support boot control.
bootlader can choose which slot(partition) to boot based on
it's tactic.
The commit support boot control for evk6ul
Signed-off-by: fang hui <hui.fang@nxp.com>
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
Setup MMDC in two channel fixed mode
Initialize dram banks for two channel fixed mode
DRAM bank = 0x00000000
-> start = 0x10000000
-> size = 0x20000000
DRAM bank = 0x00000001
-> start = 0x80000000
-> size = 0x20000000
Signed-off-by: Adrian Alonso <adrian.alonso@nxp.com>
|
|
|
|
|
|
|
|
|
|
|
|
| |
Since the QSPI needs to rework on this board, at default the QSPI is disabled.
So bind the M4 QSPI boot with QSPI enabled u-boot image, set default
M4 boot to TCM. Need to use TCM m4 image at default.
Additional, on SDB there is only one QSPI flash. Considering the A7 QSPI boot
case, we have to move M4 image to 1M offset to give enough space for u-boot
and env.
Signed-off-by: Ye Li <ye.li@nxp.com>
|
|
|
|
|
|
| |
Modify the picosom to be suit for Brillo configurations.
Signed-off-by: Haoran Wang <Haoran.Wang@freescale.com>
|
|
|
|
|
|
|
|
| |
Imported the picosom boot codes and board
configs from technexion.
Signed-off-by: Tapani Utriainen <tapani@technexion.com>
Signed-off-by: Haoran Wang <Haoran.Wang@freescale.com>
|
|
|
|
|
|
|
| |
Define CONFIG_SYS_VSNPRINTF to use snprintf, but not sprintf.
Coverity ID: 17926.
Signed-off-by: Peng Fan <peng.fan@nxp.com>
|
|
|
|
|
|
|
|
| |
Currently there is no API to uninitialize mdio. Add two APIs for this.
Signed-off-by: Bin Meng <bmeng.cn@gmail.com>
Acked-by: Joe Hershberger <joe.hershberger@ni.com>
(cherry picked from commit cb6baca77bca0ef999203a7ed73bd123e7da062e)
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
Introudce wp_enable. If want to check WPSPL, then in board code,
need to set wp_enable to 1.
Take i.MX6UL for example, to some boards, they do not use WP singal,
so they does not configure USDHC1_WP_SELECT_INPUT, and its default
value is 0(GPIO1_IO02). However GPIO1_IO02 is muxed for i2c usage and
SION bit set. So USDHC controller can always get wp signal and WPSPL
shows write protect and blocks driver continuing. This is not what
we want to see, so add wp_enable, and if set to 0, just omit the
WPSPL checking and this does not effect normal working of usdhc
controller.
Suggested-by: Ye.Li <ye.li@nxp.com>
Signed-off-by: Peng Fan <peng.fan@nxp.com>
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
Since i.MX7D SDB revB board has some HW changes, we have modify the BSP file to support new pinmux.
1. OTG2 PWR pin is changed to GPIO1_IO07.
2. A enet2_en pin is added for isolating enet2 signals with EPDC, we also add support for enet2.
3. pin6 of 74LV output is changed for CSI PWDN. Set output to high to power down it.
This patch also tries to get the board id and apply changes according with it. Since current
RevB board does not burn GP1 fuse for board id, we have to check the TO rev instead even it is not very
exact. Will update this if any new way implemented.
Signed-off-by: Ye.Li <B37916@freescale.com>
|
|
|
|
|
|
|
| |
change the imx7d arm2 nand rootfs partition index from 3 to 4 since the
weim nor was enabled by default and took the first mtd partition.
Signed-off-by: Han Xu <b45815@freescale.com>
|
|
|
|
|
|
|
|
| |
uboot will fail when loader zImage which is larger than 9M.
Increasing CONFIG_SYS_BOOTM_LEN from 8 MB to 16 MB is necessary to
support uncompressing images larger than 8 MB.
Signed-off-by: Zhang Sanshan <b51434@freescale.com>
|
|
|
|
|
|
|
|
|
| |
update will fail"
This reverts commit 24356fe059abbc9eae1b192f7af8a46f204a36f4.
Conflicts:
common/image-android.c
|
|
|
|
|
|
|
|
|
| |
Windows DeviceIoControl SCSI_PASSTHROUGH is not stable when report media is
not ready.
Use dummy fat file to workaround this issue and avoid windows popup
format dialog.
Signed-off-by: Frank Li <Frank.Li@freescale.com>
|
|
|
|
|
|
|
|
|
|
|
| |
will fail
The ota update script will set selinux label with set_metadata when do nand ota update.
The root cause is set_metadata will fail if disable selinux in recovery mode.
This patch is a workaround which will enable selinux in recovery mode,
even if have disable selinux in commandline.
Signed-off-by: zhang sanshan <b51434@freescale.com>
|
|
|
|
|
|
|
|
| |
The current 36M offset will conflict with NAND FCB firmware2 when the
nand chip block is 1MB size. This patch change it to 36M + 1M offset,
so the redundant u-boot at firmware2 will not be broken.
Signed-off-by: Ye.Li <B37916@freescale.com>
|
|
|
|
|
|
|
|
|
|
|
| |
Same issue as ENGR00321137, commit 3695635.
GIS module need total 3M+3M+1.5M+1.5M=9M video memory.
and sys reserved 16M memory for malloc.
When gis module enabled, malloc may failed to allocate memory
for other modules, that may cause system hang.
Expand malloc pool to 32M.
Signed-off-by: Sandor Yu <R01008@freescale.com>
|
|
|
|
|
|
|
|
| |
The previous 8M address for NAND env might conflict with other boot
parameters as the NAND block size increasing, change it to 36M to avoid
it.
Signed-off-by: Han Xu <b45815@freescale.com>
|
|
|
|
|
|
|
| |
enlarge the maximum nand page size and oob size to
16k byte and 1280byte.
Signed-off-by: Han Xu <b45815@freescale.com>
|
|
|
|
|
|
|
| |
The actual memory size is 256MB not 512MB, otherwise it has a wrap
problem in memory and will cause memtester failed.
Signed-off-by: Ye.Li <B37916@freescale.com>
|
|
|
|
|
|
|
| |
Since the mx6ul 9x9 evk has different DDR size with 14x14 evk, change
to use the half of PHYS_SDRAM_SIZE for mtest end.
Signed-off-by: Ye.Li <B37916@freescale.com>
|
|
|
|
|
|
| |
Add i.MX6QP SabreSD board support.
Signed-off-by: Anson Huang <b20788@freescale.com>
|
|
|
|
|
|
|
|
|
|
|
| |
Need to check fuse bit 25 of bank 0 word 4 before initialize bee.
The bit: 0 means bee enabled, 1 means bee disabled.
If disabled, continuing initialize bee will cause system hang, so
need to check this bit before initialize bee.
Add macro to enable BEE in header file, default disabled.
Signed-off-by: Peng Fan <Peng.Fan@freescale.com>
|
|
|
|
|
|
|
| |
i.MX6UL-9x9-EVK board has PFUZE3000, so enable LDO
bypass support for this board.
Signed-off-by: Anson Huang <b20788@freescale.com>
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
In current design, if any peripheral was assigned to both A7 and M4,
it will receive ipg_stop or ipg_wait when any of the 2 platforms
enter low power mode. We will have a risk that, if A7 enter wait,
M4 enter stop, peripheral will have chance to get ipg_stop and ipg_wait
asserted same time.
There are 26 peripherals impacted by this IC issue:
SIM2(sim2/emvsim2)
SIM1(sim1/emvsim1)
UART1/UART2/UART3/UART4/UART5/UART6/UART7
SAI1/SAI2/SAI3
WDOG1/WDOG2/WDOG3/WDOG4
GPT1/GPT2/GPT3/GPT4
PWM1/PWM2/PWM3/PWM4
ENET1/ENET2
Software Workaround:
The solution is set M4 to a different domain with A core.
So the peripherals are not shared by them. This way requires
the uboot implemented the RDC driver and set the 26 IPs above to domain 0 only.
CM4 image will set the M4 to domain 1 only.
This patch enables the CONFIG_MXC_RDC for mx7d SABRESD board and ARM2 boards, and
setup the 26 IP resources to domain 0.
Signed-off-by: Ye.Li <B37916@freescale.com>
|