summaryrefslogtreecommitdiff
path: root/include/mpc512x.h
Commit message (Collapse)AuthorAgeLines
* rename CFG_ macros to CONFIG_SYSJean-Christophe PLAGNIOL-VILLARD2008-10-18-1/+1
| | | | Signed-off-by: Jean-Christophe PLAGNIOL-VILLARD <plagnioj@jcrosoft.com>
* ADS5121: Fix NOR and CPLD ALE timing for rev 2 siliconJohn Rigby2008-08-28-0/+1
| | | | | | | | | | | | | | | | MPC5121 rev 2 silicon has a new register for controlling how long CS is asserted after deassertion of ALE in multiplexed mode. The default is to assert CS together with ALE. The alternative is to assert CS (ALEN+1)*LPC_CLK clocks after deassertion of ALE. The default is wrong for the NOR flash and CPLD on the ADS5121. This patch turns on the alternative for CS0 (NOR) and CS2 (CPLD) it does so conditionally based on silicon rev 2.0 or greater. Signed-off-by: Martha J Marx <mmarx@silicontkx.com> Signed-off-by: John Rigby <jrigby@freescale.com>
* mpc5121: Move iopin features from board specific to common files.Kenneth Johansson2008-08-05-33/+218
| | | | | | And in the process eliminate some duplicate register defines. Signed-off-by: Kenneth Johansson <kenneth@southpole.se>
* MPC5121e ADS PCI support take 3John Rigby2008-03-02-0/+84
| | | | | | | | | | | | | | | | Adds PCI support for MPC5121 Tested with drivers/net/rtl8139.c Support is conditional since PCI on old silicon does not work. ads5121_PCI_config turns on PCI In this version, condition compilation of PCI code has been moved from ifdef in board/ads5121/pci.c to board/ads5121/Makefile as suggested by Jean-Christophe PLAGNIOL-VILLARD Signed-off-by: John Rigby <jrigby@freescale.com>
* Change IPS freq to 66MHzJohn Rigby2008-02-07-1/+1
| | | | | | | Recommended frequency is 66MHz Change divider from 4 to 3. Signed-off-by: John Rigby <jrigby@freescale.com>
* Set ips dividor to 1/4 of csb clock.Grzegorz Bernacki2008-01-17-1/+1
| | | | | | | Previous setting cause ips clock to be out of spec. This bug was found by John Rigby from Freescale. Signed-off-by: Grzegorz Bernacki <gjb@semihalf.com>
* ADS5121: MAX slew rate for PATA pinsJohn Rigby2008-01-13-0/+9
| | | | Signed-off-by: John Rigby <jrigby@freescale.com>
* Coding style cleanup, update CHANGELOGWolfgang Denk2007-08-02-1/+1
| | | | Signed-off-by: Wolfgang Denk <wd@denx.de>
* [ADS5121] Support for the ADS5121 boardRafal Jaworowski2007-07-27-0/+398
The following MPC5121e subsystems are supported: - low-level CPU init - NOR Boot Flash (common CFI driver) - DDR SDRAM - FEC - I2C - Watchdog Signed-off-by: Grzegorz Bernacki <gjb@semihalf.com> Signed-off-by: Rafal Jaworowski <raj@semihalf.com> Signed-off-by: Jan Wrobel <wrr@semihalf.com>
generated by cgit v1.1 at 2024-11-01 13:57:34 +0000