summaryrefslogtreecommitdiff
path: root/include/configs
Commit message (Collapse)AuthorAgeLines
* [Blackfin][PATCH] Add BF561 EZKIT board supportAubrey Li2007-03-20-0/+244
|
* Merge http://www.denx.de/git/u-bootAubrey Li2007-03-19-6/+2
|\
| * Merge with /home/wd/git/u-boot/custodian/u-boot-ppc4xxWolfgang Denk2007-03-08-6/+2
| |\
| | * fixed ethernet phy configuration for plu405 boardMatthias Fuchs2007-03-08-6/+2
| | | | | | | | | | | | Signed-off-by: Matthias Fuchs <matthias.fuchs@esd-electronics.com>
* | | [Blackfin][PATCH] Add BF537 stamp board supportAubrey Li2007-03-19-0/+502
| | |
* | | [Blackfin][PATCH] minor cleanupAubrey Li2007-03-12-3/+3
| | |
* | | [Blackfin][PATCH] code cleanupAubrey Li2007-03-12-1/+1
| | |
* | | [Blackfin][PATCH] code cleanupAubrey Li2007-03-10-271/+263
| | |
* | | [Blackfin]PATCH-1/2]: Remove obsolete blackfin port and add bf533 platform ↵Aubrey.Li2007-03-09-521/+703
|/ / | | | | | | support
* | Merge with /home/wd/git/u-boot/custodian/u-boot-mpc83xxWolfgang Denk2007-03-08-318/+1616
|\ \
| * | mpc83xx: Fix config of Arbiter, System Priority, and Clock ModeKumar Gala2007-03-02-33/+0
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | The config value for: * CFG_ACR_PIPE_DEP * CFG_ACR_RPTCNT * CFG_SPCR_TSEC1EP * CFG_SPCR_TSEC2EP * CFG_SCCR_TSEC1CM * CFG_SCCR_TSEC2CM Were not being used when setting the appropriate register Added: * CFG_SCCR_USBMPHCM * CFG_SCCR_USBDRCM * CFG_SCCR_PCICM * CFG_SCCR_ENCCM To allow full config of the SCCR. Also removed random CFG_SCCR settings in MPC8349EMDS, TQM834x, and sbc8349 that were just bogus. Signed-off-by: Kumar Gala <galak@kernel.crashing.org>
| * | mpc83xx: update [local-]mac-address properties on UEC based devicesKim Phillips2007-03-02-0/+2
| | | | | | | | | | | | | | | | | | | | | 8360 and 832x weren't updating their [local-]mac-address properties. This patch fixes that. Signed-off-by: Kim Phillips <kim.phillips@freescale.com>
| * | mpc83xx: add command line editing by defaultKim Phillips2007-03-02-0/+4
| | |
| * | mpc83xx: Add the cpu specific code for MPC8360E rev2.0 MDSXie Xiaobo2007-03-02-4/+29
| | | | | | | | | | | | | | | | | | | | | MPC8360E rev2.0 have new spridr,and PVR value, The MDS board for MPC8360E rev2.0 has 32M bytes Flash and 256M DDR2 DIMM. Signed-off-by: Xie Xiaobo <X.Xie@freescale.com>
| * | mpc83xx: Add the cpu and board specific code for MPC8349E rev3.1 MDSXie Xiaobo2007-03-02-8/+36
| | | | | | | | | | | | | | | | | | | | | MPC8349E rev3.1 have new spridr,and PVR value, The MDS board for MPC8349E rev3.1 has 32M bytes Flash and 256M DDR2 DIMM. Signed-off-by: Xie Xiaobo<X.Xie@freescale.com>
| * | mpc83xx: Add support for the MPC8349E-mITX-GPTimur Tabi2007-03-02-280/+179
| | | | | | | | | | | | | | | | | | | | | | | | Add support for the MPC8349E-mITX-GP, a stripped-down version of the MPC8349E-mITX. Bonus features include support for low-boot (BMS bit in HRCW is 0) for the ITX and a README for the ITX and the ITX-GP. Signed-off-by: Timur Tabi <timur@freescale.com>
| * | mpc83xx: Fix the LAW1/3 bugDave Liu2007-03-02-3/+3
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | The patch solves the alignment problem of the local bus access windows to render accessible the memory bank and PHY registers of UPC 1 (starting at 0xf801 0000). What we actually did was to adjust the sizes of the bus access windows so that the base address alignment requirement would be met. Signed-off-by: Chereji Marian <marian.chereji@freescale.com> Signed-off-by: Gridish Shlomi <gridish@freescale.com> Signed-off-by: Dave Liu <daveliu@freescale.com>
| * | mpc83xx: make 8360 default environment fdt be 8360 (not 8349)Kim Phillips2007-03-02-1/+1
| | | | | | | | | | | | make 8360 default environment fdt be 8360 (not 8349)
| * | mpc83xx: U-Boot support for Wind River SBC8349Paul Gortmaker2007-03-02-0/+744
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | I've redone the SBC8349 support to match git-current, which incorporates all the MPC834x updates from Freescale since the 1.1.6 release, including the DDR changes. I've kept all the SBC8349 files as parallel as possible to the MPC8349EMDS ones for ease of maintenance and to allow for easy inspection of what was changed to support this board. Hence the SBC8349 U-Boot has FDT support and everything else that the MPC8349EMDS has. Fortunately the Freescale updates added support for boards using CS0, but I had to change spd_sdram.c to allow for board specific settings for the sdram_clk_cntl (it is/was hard coded to zero, and that remains the default if the board doesn't specify a value.) Hopefully this should be mergeable as-is and require no whitespace cleanups or similar, but if something doesn't measure up then let me know and I'll fix it. Thanks, Paul.
| * | mpc83xx: Add support for the MPC832XEMDS boardDave Liu2007-03-02-0/+629
| | | | | | | | | | | | | | | | | | This patch supports DUART, ETH3/4 and PCI etc. Signed-off-by: Dave Liu <daveliu@freescale.com>
* | | Minor cleanupWolfgang Denk2007-03-08-1/+1
| | |
* | | Merge with /home/hs/jupiter/u-bootWolfgang Denk2007-03-08-0/+277
|\ \ \ | |_|/ |/| |
| * | [PATCH] Added support for the jupiter board.Heiko Schocher2007-02-16-0/+277
| | | | | | | | | | | | Signed-off-by: Heiko Schocher <hs@denx.de>
* | | Merge with /home/wd/git/u-boot/custodian/u-boot-ppc4xxWolfgang Denk2007-03-08-20/+13
|\ \ \
| * \ \ Merge with /home/stefan/git/u-boot/yucca-ddr2Stefan Roese2007-03-08-20/+13
| |\ \ \
| | * | | [PATCH] Update AMCC Luan 440SP eval board supportStefan Roese2007-03-08-13/+5
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | The AMCC Luan now uses the common 440SP(e) DDR SPD code for DDR inititializition. This includes DDR auto calibration and support for different DIMM modules, instead of the fixed setup used in the earlier version. This patch also enables the cache in FLASH for the startup phase of U-Boot (while running from FLASH). After relocating to SDRAM the cache is disabled again. This will speed up the boot process, especially the SDRAM setup, since there are some loops for memory testing (auto calibration). Signed-off-by: Stefan Roese <sr@denx.de>
| | * | | [PATCH] Update AMCC Yucca 440SPe eval board supportStefan Roese2007-03-08-7/+7
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | The AMCC Yucca now uses the common 440SP(e) DDR SPD code for DDR inititializition. This includes DDR auto calibration and support for different DIMM modules, instead of the fixed setup used in the earlier version. Signed-off-by: Stefan Roese <sr@denx.de>
| | * | | ppc4xx: Small AMCC Katmai 440SPe updateStefan Roese2007-03-08-0/+1
| | | |/ | | |/| | | | | | | | | Signed-off-by: Stefan Roese <sr@denx.de>
* | | | Merge with /home/wd/git/u-boot/custodian/u-boot-ppc4xxWolfgang Denk2007-03-07-1/+2
|\ \ \ \ | |/ / /
| * | | [PATCH] Use dynamic SDRAM TLB setup on AMCC Ocotea eval boardStefan Roese2007-03-07-1/+2
| |/ / | | | | | | | | | | | | | | | | | | | | | Define CONFIG_PROG_SDRAM_TLB so that the TLB entries for the DDR memory are dynamically programmed matching the total size of the equipped memory (DIMM modules). Signed-off-by: Stefan Roese <sr@denx.de>
* | | HMI1001: fix build error, cleanup compiler warnings.Wolfgang Denk2007-03-07-0/+1
|/ /
* | Merge with git+ssh://sr@pollux.denx.org/home/sr/git/u-boot/denx-merge-srStefan Roese2007-03-01-1/+1
|\ \
| * | SC3: fix typo in default environmentWolfgang Denk2007-02-28-1/+1
| | |
* | | Merge with /home/stefan/git/u-boot/denx-merge-srStefan Roese2007-03-01-29/+30
|\ \ \ | |/ /
| * | Minor code cleanup.Wolfgang Denk2007-02-27-29/+29
| | |
| * | MCC200 update - add LCD Progress IndicatorSergei Poselenov2007-02-27-0/+1
| | |
* | | [PATCH] Update AMCC Katmai 440SPe eval board supportStefan Roese2007-03-01-4/+17
|/ / | | | | | | | | | | | | | | | | | | | | This patch updates the recently added Katmai board support. The biggest change is the support of ECC DIMM modules in the 440SP(e) SPD DDR2 driver. Please note, that still some problems are left with some memory configurations. See the driver for more details. Signed-off-by: Stefan Roese <sr@denx.de>
* | Merge with /home/stefan/git/u-boot/denx-merge-srStefan Roese2007-02-20-2/+315
|\ \
| * | [PATCH] Update Sequoia EBC configuration (NOR FLASH)Stefan Roese2007-02-19-2/+2
| | | | | | | | | | | | | | | | | | | | | As spotted by Matthias Fuchs, the READY input should not be enabled for the NOR FLASH on the Sequoia board. Signed-off-by: Stefan Roese <sr@denx.de>
| * | Merge with /home/tur/git/u-boot#motionproWolfgang Denk2007-02-16-0/+305
| |\ \ | | |/ | |/|
| | * [Motion-PRO] Preliminary support for the Motion-PRO board.Bartlomiej Sieka2007-02-09-0/+305
| | |
| * | [PATCH] Update some AMCC 4xx board config files (set initrd_high)Stefan Roese2007-02-07-0/+8
| | | | | | | | | | | | | | | | | | | | | | | | Some boards that can have more than 768MBytes of SDRAM need to set "initrd_high", so that the initrd can be accessed by the Linux kernel. Signed-off-by: Stefan Roese <sr@denx.de>
* | | [PATCH] Add support for the AMCC Katmai (440SPe) eval boardStefan Roese2007-02-20-0/+415
|/ / | | | | | | Signed-off-by: Stefan Roese <sr@denx.de>
* | [PATCH] Remove PCI-PNP configuration from Sequoia/Rainier config fileStefan Roese2007-02-01-1/+1
| | | | | | | | | | | | | | | | When PCI PNP is enabled the pci pnp configuration routine is called which sets the PCI_CACHE_SIZE_LINE to 8. This seems to generate some problems with some PCI cards. For now disable the PCI PNP configuration. Signed-off-by: Stefan Roese <sr@denx.de>
* | [PATCH] Add support for esd mecp5200 boardStefan Roese2007-01-31-0/+345
| | | | | | | | Signed-off-by: Reinhard Arlt <reinhard.arlt@esd-electronics.com>
* | [PATCH] Remove unneccessary yellowstone board config fileStefan Roese2007-01-31-340/+0
| | | | | | | | Signed-off-by: Stefan Roese <sr@denx.de>
* | Merge with /home/sr/git/u-boot/denx-merge-srWolfgang Denk2007-01-30-31/+62
|\ \
| * | [PATCH] Update Sequoia (440EPx) config fileStefan Roese2007-01-30-9/+19
| | | | | | | | | | | | | | | | | | | | | | | | The config file now handles the 2nd target, the Rainier (440GRx) evaluation board better. Additionally the PPC input clock was adjusted to match the correct value of 33.0 MHz. Signed-off-by: Stefan Roese <sr@denx.de>
| * | [PATCH] Merge Yosemite & Yellowstone board portsStefan Roese2007-01-30-17/+37
| | | | | | | | | | | | | | | | | | | | | | | | | | | Now the AMCC eval boards Yosemite (440EP) and Yellowstone (440GR) share one config file and all board specific files. This way we don't have to maintain two different sets of files for nearly identical boards. Signed-off-by: Stefan Roese <sr@denx.de>
| * | [PATCH] Update Prodrive SCPU (PDNB3 variant) boardStefan Roese2007-01-30-5/+6
| | | | | | | | | | | | | | | | | | SCPU doesn't use redundant environment in flash. Signed-off-by: Stefan Roese <sr@denx.de>
generated by cgit v1.1 at 2024-12-25 19:11:20 +0000