| Commit message (Collapse) | Author | Age | Lines |
|---|
| |
|
|
|
|
|
|
| |
add cpu serial number tag, kernel will read this
number and put it in /proc/cpuinfo, as 'Serial' part
it can be used as a UUID source in software.
Signed-off-by: Zhang Jiejing <jiejing.zhang@freescale.com>
|
| |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
There is a problem that a too long command line parameter in U-Boot
console will actually be truncated and not properly truncated to the
kernel.
The root cause is that the command line in the U-Boot console is read
into a buffer --- console_buffer[CONFIG_SYS_CBSIZE]. Currently the
CONFIG_SYS_CBSIZE is set as 256. Command line parameter larger than it
will not be recorded. On the other hand, max length of boot parameter of
linux kernel is set to 1024, which means it can accept parameter size as
large as 1024.
So we need to align these 2 values. Enlarge CONFIG_SYS_CBSIZE to 1024 as
well.
Signed-off-by: Eric Sun <jian.sun@freescale.com>
|
| |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
With the secure boot patch. MX6 NAND Boot is not functional. The root
cause is that, the original secure boot patch fills "0xFF' to spacing
regions, due to a issue in ROM code, read pages of all "0xff" will be
treated as a critical error. Thus prevent the U-Boot from booting
normally.
The fix adjust image copy size in IVT so that when secure boot is not
enabled, no unuseful data is copied by ROM code. Also the secure boot
option is default disabled. The end user won't enable it unless they
know what they are doing.
These prevent the ROM code from copied pages of "0xff" data, and fix the
issue.
Signed-off-by: Eric Sun <jian.sun@freescale.com>
|
| |
|
|
|
|
|
|
| |
Move the secure boot related implementation code from mx6q_arm2.c to
mx6/generic.c. In this way the HAB feature can be shared by all MX6
platforms
Signed-off-by: Eric Sun <jian.sun@freescale.com>
|
| |
|
|
|
|
|
|
| |
nosmp is added in the bootargs originally because of issues in kernel
smp implementation. Now these issues are fixed and we can safely remove
them
Signed-off-by: Eric Sun <jian.sun@freescale.com>
|
| |
|
|
|
|
|
|
| |
For historical reasons U-Boot set "enable_wait_mode=off" in default
U-Boot parameter. Now wait mode is OK for these platforms so we
remove these settings.
Signed-off-by: Eric Sun <jian.sun@freescale.com>
|
| |
|
|
|
|
|
|
|
|
|
| |
Fix a hang and a garbage update to the E Ink panel with the following
changes for both MX 6DL/S SabreSD and MX 6DL/S ARM2:
- Update the address for the EPDC waveform file to 6MB offset
in SD card.
- Update the waveform file size to cover the default
Pearl panel waveform file.
Signed-off-by: Danny Nold <dannynold@freescale.com>
|
| |
|
|
|
|
|
|
|
|
| |
- EPDC splash screen changed to be disabled by default in the config
file for MX6DL_SABRESD and MX6DL_ARM2. If left enabled, the U-Boot image
will not boot correctly (hang), since some additional content on the boot device
(waveform file) is required for EPDC splash to work correctly.
- Fixes U-Boot break introduced with commit for ENGR00212287
Signed-off-by: Danny Nold <dannynold@freescale.com>
|
| |
|
|
|
|
|
|
|
| |
- EPDC Splash support for MX6DL/S Sabre SD
- EPDC Splash support for MX6DL/S ARM2
- Currently, splash screen consists of a simple black border
around a white screen. Done this way to save in memory footprint.
Signed-off-by: Danny Nold <dannynold@freescale.com>
|
| |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
Add generic gpio interface in uboot.
Seems more and more gpio operation invoke in uboot,
without RAW register operation, we should
use generic gpio interface.
you should define the CONFIG_MXC_GPIO
use generic gpio interface:
gpio_request,
gpio_direction_output,
gpio_direction_input,
gpio_set_value,
gpio_get_value, etc.
Test on MX6Q, MX6DL.
Other MX6X should also define this config.
Signed-off-by: Zhang Jiejing <jiejing.zhang@freescale.com>
|
| |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
Apply script "Mx6DL_init_LPDDR2_400MHz_Micron_1.1.inc" in IVT, make U-boot
work for the LPDDR2 Board. The Make target name for the new board is
"MX6DL_ARM2_LPDDR2_CONFIG"
The script is provided by Chen Wei - B26879 for a quick bring up, which don't
have a corresponding compass link. It is uploaded to CR ticket page for
reference.
Originally for MX6DL DDR3 board, "CONFIG_MX6DL" is defined. It is used by
"board/freescale/mx6q_arm2/flash_header.S" to select the correct IVT. Since
MX6DL LPDDR2 board also define this macro, for distiguish purpose, another
2 macros "CONFIG_MX6DL_DDR3", "CONFIG_MX6DL_LDPPR2" are defined
Signed-off-by: Eric Sun <jian.sun@freescale.com>
|
| |
|
|
|
|
|
| |
The default console on i.MX6DL ARM2 CPU board is
ttymxc3
Signed-off-by: Lily Zhang <r58066@freescale.com>
|
| |
|
|
|
|
|
| |
CONFIG_DOS_PARTITION, CONFIG_CMD_FAT, CONFIG_CMD_EXT2 are only for
MMC and SATA, remove from NAND config segment
Signed-off-by: Allen Xu <allen.xu@freescale.com>
|
| |
|
|
|
|
| |
remove arm_freq=800 from default env thus keep 1GHz for kernel
Signed-off-by: Jason Liu <r64343@freescale.com>
|
| |
|
|
|
|
| |
enable i.mx6solo config by default
Signed-off-by: Jason Liu <r64343@freescale.com>
|
| |
|
|
|
|
|
|
|
|
|
| |
The 32bit DDR script got from the following link:
http://compass.freescale.net/livelink/livelink/225194568/
MX6DL_init_DDR3_400MHZ_32bit_1.0.inc.txt?func=doc.Fetch&nodeid=225194568
The DDR hw connection on the ARM2 board is 64bit wire, but we can make it use
as 32bit, the side effect is that DDR access size will reduce to the half
Signed-off-by: Jason Liu <r64343@freescale.com>
|
|
|
This patch add the initial support for i.mx6dl ARM2 board
-SD/MMC basic
-DDR 400Mhz,
-FEC,basic
Due to i.mx6dl shares the same board with i.mx6q on ARM2,
the most common code should be the same as the i.mx6q ARM2
So, no need to create one seperate board file for i.mx6dl.
But We can't simply resue anything from the board file since
the i.mx6dl iomux is changed and thus we have to deal with the
difference between i.mx6q and i.mx6dl for the pad setting part.
Signed-off-by: Jason Liu <r64343@freescale.com>
|
