summaryrefslogtreecommitdiff
path: root/include/asm-ppc
Commit message (Expand)AuthorAgeLines
* 85xx: Handle eLBC difference w/36-bit physicalKumar Gala2009-01-23-1/+7
* fsl-ddr: make the self refresh idle threshold configurableDave Liu2009-01-23-0/+4
* fsl-ddr: clean up the ddr code for DDR3 controllerDave Liu2009-01-23-0/+3
* mpc8[56]xx: Put localbus clock in sysinfo and gdTrent Piepho2008-12-19-0/+3
* mpc8xxx: LCRR[CLKDIV] is sometimes five bitsTrent Piepho2008-12-19-1/+4
* ppc: Use addrmap in virt_to_phys and map_physmem.Kumar Gala2008-12-19-0/+12
* 85xx: Add support to populate addr map based on TLB settingsKumar Gala2008-12-19-0/+3
* powerpc: fix io.h build warning with CONFIG_PHYS_64BITBecky Bruce2008-12-16-1/+1
* Introduce virt_to_phys()Kumar Gala2008-12-15-0/+5
* FSL: Moved BR_PHYS_ADDR for localbus to common headerKumar Gala2008-12-04-0/+8
* 85xx: Add PORDEVSR_PCI1 definePeter Tyser2008-12-04-2/+1
* ppc4xx: Added ppc4xx-isram.h for internal SRAM and L2 cache DCRsDave Mitchell2008-11-21-0/+75
* Make Freescale local bus registers available for both 83xx and 85xx.Haiying Wang2008-10-29-50/+138
* 85xx: Update MPC85xx_PORDEVSR_IO_SEL maskPeter Tyser2008-10-27-1/+1
* 85xx: Add basic e500mc core supportKumar Gala2008-10-24-0/+2
* mpc83xx: serdes: add forgotten shifts for rfcksAnton Vorontsov2008-10-21-5/+5
* Merge branch 'master' of git://git.denx.de/u-boot-ppc4xxWolfgang Denk2008-10-21-0/+31
|\
| * ppc4xx: Correctly setup ranges property in ebc nodeStefan Roese2008-10-21-0/+31
* | 85xx: properly document MPC85xx_PORDEVSR2_SEC_CFGTimur Tabi2008-10-21-0/+1
|/
* Merge 'next' branchWolfgang Denk2008-10-18-162/+265
|\
| * Pass dimm parameters to populate populate controller optionsHaiying Wang2008-10-18-0/+84
| * Make DDR interleaving mode work correctlyHaiying Wang2008-10-18-0/+12
| * 85xx: Export invalidate_{i,d}cache and add flush_dcacheKumar Gala2008-10-18-0/+1
| * rename CFG_ macros to CONFIG_SYSJean-Christophe PLAGNIOL-VILLARD2008-10-18-162/+162
| * Adds two more ethernet interface to 83xxrichardretanubun2008-10-18-0/+6
* | ppc4xx: PPC44x MQ initializationYuri Tikhonov2008-10-17-0/+5
* | 85xx: Using proper I2C source clock divider for MPC8544Kumar Gala2008-10-17-1/+1
|/
* Fix the incorrect DDR clk freq reporting on 8536DSJason Jin2008-10-07-0/+7
* ppc4xx: Move ppc4xx specific prototypes to ppc4xx headerStefan Roese2008-09-08-0/+14
* Merge branch 'master' of /home/stefan/git/u-boot/u-bootStefan Roese2008-09-08-0/+1
|\
| * Allow console input to be disabledMark Jackson2008-09-06-0/+1
* | ppc4xx: Update Kilauea to use PPC4xx DDR autocalibration routinesAdam Graham2008-09-05-1/+2
|/
* mpc83xx: Store and display Arbiter Event Register valuesNick Spence2008-09-03-0/+4
* mpc85xx: Add support for the MPC8536Kumar Gala2008-08-27-3/+16
* FSL DDR: Add e500 TLB helper for DDR codeKumar Gala2008-08-27-0/+1
* FSL DDR: Rewrite the FSL mpc8xxx DDR controller setup code.Kumar Gala2008-08-27-0/+137
* FSL DDR: Provide a generic set_ddr_laws()Kumar Gala2008-08-27-0/+1
* MPC83XX: Add miscellaneous registers and #defines to support MPC83xx family d...Nick Spence2008-08-25-1/+3
* ppc4xx: Optimize PLB4 Arbiter and Memory Queue settings for PPC440SP/SPe,Prodyut Hazarika2008-08-21-17/+33
* Fix merge problemsStefan Roese2008-08-06-0/+12
* ppc4xx: Minor coding style cleanup of Xilinx Virtex5 ml507 supportStefan Roese2008-07-18-11/+11
* ppc4xx: CPU PPC440x5 on Virtex5 FXRicardo Ribalda Delgado2008-07-18-0/+76
* Merge branch 'master' of /home/stefan/git/u-boot/u-boot into nextStefan Roese2008-07-17-0/+29
|\
| * 85xx: Add some L1/L2 SPR register definitionsKumar Gala2008-07-14-0/+20
| * fdt: add crypto node handling for MPC8{3, 5}xxE processorsKim Phillips2008-07-14-0/+9
* | ppc4xx: Add 460SX UIC definesStefan Roese2008-07-11-1/+21
* | ppc4xx: Rework 440GX UIC handlingStefan Roese2008-07-11-46/+47
* | ppc4xx: Consolidate PPC4xx UIC definesStefan Roese2008-07-11-412/+236
* | ppc4xx: Consolidate PPC4xx UIC definesStefan Roese2008-07-11-28/+23
* | ppc4xx: Consolidate PPC4xx EBC definesStefan Roese2008-07-11-0/+156
generated by cgit v1.1 at 2024-12-17 08:34:15 +0000