summaryrefslogtreecommitdiff
path: root/drivers/net
Commit message (Expand)AuthorAgeLines
* sparc: Use microseconds instead of ticks for timeoutFrancois Retief2015-12-03-1/+1
* net: phy: added aquantia PHY AQR405 supportShaohui Xie2015-11-30-0/+15
* armv8: ls2085a: Add support of LS2085A SoCPrabhakar Kushwaha2015-11-30-0/+1
* armv8: LS2080A: Rename LS2085A to reflect LS2080APrabhakar Kushwaha2015-11-30-2/+5
* driver: net: ldpaa: Fix Rx buffer alignmentPrabhakar Kushwaha2015-11-30-6/+11
* driver: net: ldpaa: Add debug informationPrabhakar Kushwaha2015-11-30-0/+123
* driver: net: ldpaa: Use DPMAC as net devicePrabhakar Kushwaha2015-11-30-44/+142
* driver: net: fsl-mc: Create DPAA2 object at run-timePrabhakar Kushwaha2015-11-30-36/+435
* driver: net: fsl-mc: Add DPAA2 commands to manage MCPrabhakar Kushwaha2015-11-30-198/+184
* driver: net: fsl-mc: Increase MC command timeoutPrabhakar Kushwaha2015-11-30-1/+1
* driver: ldpaa: Add api to return linked PHY ID of DPMACPrabhakar Kushwaha2015-11-30-0/+12
* driver: net: fsl-mc: Add APIs for DPMAC objects in FLIBPrabhakar Kushwaha2015-11-30-1/+224
* driver: net: fsl-mc: Add create, destroy APIs in flibsPrabhakar Kushwaha2015-11-30-0/+167
* armv8: lsch3: Fix lane protocol parsing logicPrabhakar Kushwaha2015-11-30-8/+7
* Move console definitions into a new console.h fileSimon Glass2015-11-19-0/+4
* net: zynq: Fix MDC setting for zynqMichal Simek2015-11-19-1/+1
* net: zynq: Remove unused MDCCLKDIV2 macroMichal Simek2015-11-19-1/+0
* net: zynq: Fix mdc clock division setting for 100Mbit/sMichal Simek2015-11-19-2/+2
* net: zynq: Wait till packet is sentMichal Simek2015-11-19-1/+32
* net: zynq: Disable secondary queuesEdgar E. Iglesias2015-11-19-0/+26
* net: zynq: Add dummy packet to fix packet duplication issueMichal Simek2015-11-19-2/+8
* net: zynq: Do not report TX underrunMichal Simek2015-11-19-2/+0
* net: zynq: Setup BD when structures are filledMichal Simek2015-11-19-3/+3
* net: zynq: Allocate BD_SPACE in connection to RX_BUFMichal Simek2015-11-19-1/+1
* net: zynq: Fix clearing statisticMichal Simek2015-11-19-4/+3
* net: zynq: Extend register description with offsetsMichal Simek2015-11-19-15/+15
* net: zynq: Add support for different PHY interface typesMichal Simek2015-11-19-1/+8
* net: zynq: Add debug message to phyread/phywriteMichal Simek2015-11-19-1/+12
* net: phy: Add support for Texas Instruments DP83867Edgar E. Iglesias2015-11-19-0/+204
* altera_tse: change ioremap to map_physmemThomas Chou2015-11-18-1/+1
* sparc: leon3: Moved GRLIB core header files to common include/grlib directoryDaniel Hellstrom2015-11-13-1/+1
* sparc: leon3: Reimplemented AMBA Plug&Play scanning routines.Daniel Hellstrom2015-11-13-2/+13
* pengwyn: nand and ethernet fixesVincent BENOIT2015-11-12-2/+43
* driver: net: Fix pointer conversion warnings for xilinx_zynqmp_epPrabhakar Kushwaha2015-11-12-8/+8
* net: altera_tse: add mSG-DMA supportThomas Chou2015-11-12-0/+191
* net: altera_tse: add priv ops to prepare msgdma supportThomas Chou2015-11-12-25/+81
* net: altera_tse: wait sgdma in altera_tse_recvThomas Chou2015-11-12-1/+1
* net: altera_tse: factor out stop mac funcThomas Chou2015-11-12-15/+21
* net: altera_tse: get numbers of fdt address and size cellsThomas Chou2015-11-06-6/+8
* net: altera_tse: use BIT macroThomas Chou2015-11-06-15/+15
* net: altera_tse: remove the useless parenthesisThomas Chou2015-11-06-15/+15
* net: altera_tse: fix packed and aligned attributeThomas Chou2015-11-06-1/+1
* net: altera_tse: use data type u32 for regs and descThomas Chou2015-11-06-60/+60
* net: altera_tse: remove unused macro and regs defThomas Chou2015-11-06-101/+3
* video: Drop DEV_FLAGS_SYSTEM flagBin Meng2015-11-05-1/+1
* Merge branch 'master' of git://git.denx.de/u-boot-fsl-qoriqTom Rini2015-10-30-110/+283
|\
| * armv8/ls1043a: Add Fman supportShaohui Xie2015-10-29-2/+128
| * armv8/fsl_lsch3: Change arch to fsl-layerscapeMingkai Hu2015-10-29-2/+0
| * net/fm: Add QSGMII PCS initShaohui Xie2015-10-29-5/+13
| * net: Move some header files to include/Shaohui Xie2015-10-29-6/+6
generated by cgit v1.1 at 2024-11-22 09:43:40 +0000