| Commit message (Expand) | Author | Age | Lines |
* | ddr: fsl: Merge macro CONFIG_NUM_DDR_CONTROLLERS and CONFIG_SYS_NUM_DDR_CTRLS | York Sun | 2017-01-04 | -64/+64 |
* | ddr: fsl: Move macro CONFIG_NUM_DDR_CONTROLLERS to Kconfig | York Sun | 2017-01-04 | -0/+14 |
* | powerpc: mpc85xx: Move CONFIG_SYS_FSL_ERRATUM_* to Kconfig | York Sun | 2017-01-04 | -0/+15 |
* | arm: layerscape: Move CONFIG_SYS_FSL_ERRATUM_* to Kconfig | York Sun | 2017-01-04 | -0/+21 |
* | fsl_ddr: Move DDR config options to driver Kconfig | York Sun | 2017-01-04 | -1/+123 |
* | fsl/ddr: Add erratum_a009942_check_cpo and clean related erratum | Shengzhou Liu | 2016-12-05 | -31/+134 |
* | fsl/ddr: Fix compiling warning | Shengzhou Liu | 2016-12-05 | -32/+25 |
* | powerpc: MPC8555: Remove macro CONFIG_MPC8555 | York Sun | 2016-11-23 | -2/+2 |
* | powerpc: mpc8541: Remove macro CONFIG_MPC8541 | York Sun | 2016-11-23 | -2/+2 |
* | ddr: altera: Configuring SDRAM extra cycles timing parameters | Chin Liang See | 2016-10-27 | -0/+3 |
* | Various, accumulated typos collected from around the tree. | Robert P. J. Day | 2016-10-06 | -1/+1 |
* | Merge git://git.denx.de/u-boot-fsl-qoriq | Tom Rini | 2016-09-26 | -40/+213 |
|\ |
|
| * | driver: ddr: fsl_mmdc: Pass board parameters through data structure | York Sun | 2016-09-26 | -19/+19 |
| * | ddr: fsl: fix a compile issue | Shaohui Xie | 2016-09-14 | -1/+6 |
| * | driver/ddr/fsl: Add general MMDC driver and reuse common MMDC driver for ls1012a | Shengzhou Liu | 2016-09-14 | -0/+157 |
| * | driver/ddr/fsl: Revise workaround A008511 for A009803 | York Sun | 2016-09-14 | -36/+47 |
| * | driver/ddr/fsl: Add more debug registers | York Sun | 2016-09-14 | -3/+3 |
* | | drivers: squash lines for immediate return | Masahiro Yamada | 2016-09-23 | -25/+5 |
|/ |
|
* | driver/ddr/fsl: Fix timing_cfg_2 | York Sun | 2016-08-02 | -1/+1 |
* | Various, unrelated tree-wide typo fixes. | Robert P. J. Day | 2016-07-16 | -1/+1 |
* | driver/ddr/fsl: Check condition for erratum A-009803 | Shengzhou Liu | 2016-06-03 | -19/+23 |
* | drivers/ddr/fsl: Disabling data init if ECC is not enabled | York Sun | 2016-06-03 | -1/+2 |
* | drivers/ddr/fsl: Fix timing_cfg_2 register | York Sun | 2016-06-03 | -1/+1 |
* | drivers/ddr/fsl: Update clk_adjust of sdram_clk_cntl | Shengzhou Liu | 2016-06-03 | -2/+9 |
* | Merge branch 'master' of git://git.denx.de/u-boot-fsl-qoriq | Tom Rini | 2016-05-24 | -4/+23 |
|\ |
|
| * | driver/ddr/fsl: Add workaround for erratum A-010165 | Shengzhou Liu | 2016-05-18 | -1/+9 |
| * | driver/ddr/fsl: Add workaround for erratum A-009801 | Shengzhou Liu | 2016-05-17 | -0/+7 |
| * | drivers/ddr/fsl: update workaround for erratum A-008511 | Shengzhou Liu | 2016-05-17 | -3/+7 |
* | | arm: mvebu: a38x: Weed out floating point use | Marek Vasut | 2016-05-20 | -19/+10 |
|/ |
|
* | Fix spelling of "occurred". | Vagrant Cascadian | 2016-05-02 | -2/+2 |
* | ddr: altera: Repair DQ window centering code | Marek Vasut | 2016-04-20 | -8/+7 |
* | ddr: altera: Staticize global variables | Marek Vasut | 2016-04-20 | -4/+4 |
* | ddr: altera: Make DLEVEL behavior inclusive | Marek Vasut | 2016-04-20 | -66/+66 |
* | ddr: altera: Zero DM IN delay in scc_mgr_zero_group() | Marek Vasut | 2016-04-20 | -3/+13 |
* | ddr: altera: Remove unnecessary ODT mode config | Marek Vasut | 2016-04-20 | -1/+0 |
* | ddr: altera: Remove unnecessary update of the SCC | Marek Vasut | 2016-04-20 | -1/+0 |
* | ddr: altera: Fix DRAM end value in protection rule | Marek Vasut | 2016-04-20 | -1/+1 |
* | ddr: altera: Fix scc_mgr_set() argument order | Marek Vasut | 2016-04-20 | -1/+1 |
* | ddr: altera: Tweak DQS tracking enable handling | Marek Vasut | 2016-04-20 | -2/+5 |
* | ddr: altera: Replace ad-hoc constant with macro | Marek Vasut | 2016-04-20 | -2/+2 |
* | Fix typo choosen in comments and printf logs | Alexander Merkle | 2016-03-27 | -2/+2 |
* | arm: mvebu: Fix ddr3_init() cpu config | Dirk Eibach | 2016-03-24 | -2/+0 |
* | driver/ddr/fsl: Add workaround for erratum A-009803 | Shengzhou Liu | 2016-03-21 | -5/+39 |
* | driver/ddr/fsl: Add address parity support for DDR4 UDIMM/discrete | Shengzhou Liu | 2016-03-21 | -7/+63 |
* | Use correct spelling of "U-Boot" | Bin Meng | 2016-02-06 | -1/+1 |
* | drivers: ddr: Add DDR2 SDRAM controller driver for Microchip PIC32. | Purna Chandra Mandal | 2016-02-01 | -0/+497 |
* | drivers/ddr/fsl: fsl_ddr_sdram_size remove unused controllers | Ed Swarthout | 2016-01-25 | -0/+1 |
* | driver/ddr/fsl: Add workaround for A009663 | Shengzhou Liu | 2016-01-25 | -0/+10 |
* | fsl/ddr: Add workaround for ERRATUM_A009942 | Shengzhou Liu | 2016-01-25 | -0/+18 |
* | Add more SPDX-License-Identifier tags | Tom Rini | 2016-01-19 | -30/+10 |