summaryrefslogtreecommitdiff
path: root/drivers/clk
Commit message (Expand)AuthorAgeLines
* clk: at91: Improve the clock implementationWenyou Yang2016-10-28-89/+195
* clk: clk-uclass: Assign clk->dev before call .of_xlateWenyou Yang2016-10-28-0/+3
* clk: at91: Fix at91-pmc and at91-sckc's class IDWenyou Yang2016-10-28-20/+7
* clk: uniphier: rework UniPhier clk driverMasahiro Yamada2016-10-18-240/+179
* libfdt: Bring in upstream stringlist functionsSimon Glass2016-10-13-3/+3
* clock: implement a driver for the Tegra CARStephen Warren2016-09-27-0/+111
* Merge git://git.denx.de/u-boot-rockchipTom Rini2016-09-22-4/+175
|\
| * clk: rk3288: add PWM clock get rateKever Yang2016-09-22-0/+2
| * clk: rk3399: add pmucru controller supportKever Yang2016-09-22-4/+173
* | clk: uniphier: allow to have clock node under syscon nodeMasahiro Yamada2016-09-23-9/+9
* | clk: uniphier: move U_BOOT_DRIVER entry to core codeMasahiro Yamada2016-09-23-75/+74
* | clk: uniphier: constify clock data arrays/structuresMasahiro Yamada2016-09-23-9/+9
* | clk: boston: Providea simple driver for Boston board clocksPaul Burton2016-09-21-0/+106
|/
* Merge branch 'master' of git://git.denx.de/u-boot-atmelTom Rini2016-08-15-0/+776
|\
| * clk: at91: Add clock driverWenyou Yang2016-08-15-0/+776
* | clock: add Tegra186 clock driverStephen Warren2016-08-15-0/+118
|/
* rockchip: remove log2 reimplementation from clock driversHeiko Stübner2016-08-05-14/+6
* clock: rk3399: add support for dwmmc 400KKever Yang2016-08-05-8/+21
* move: rockchip: move clock drivers into a subdirectoryHeiko Stübner2016-08-05-3/+10
* rk3399: add basic soc driverKever Yang2016-08-05-0/+820
* rockchip: Use rockchip_get_clk() to obtain the SoC clockSimon Glass2016-07-25-1/+1
* rockchip: rk3288: fix FREF_MIN_HZ constantHeiko Stübner2016-07-25-1/+1
* cosmetic: rockchip: rk3288: rename rkclk_configure_cpuHeiko Stübner2016-07-25-1/+1
* ARM: uniphier: use (devm_)ioremap() instead of map_sysmem()Masahiro Yamada2016-07-24-16/+7
* dm: clk: Remove simple version of clk_get_by_index/name()Michal Simek2016-07-22-27/+1
* rockchip: clk: Update the rk3288 driver to support of-platdataSimon Glass2016-07-14-2/+18
* rockchip: clk: Move all DT decoding to ofdata_to_platdata()Simon Glass2016-07-14-1/+12
* dm: clk: Add support for of-platdataSimon Glass2016-07-14-2/+22
* clk: sandbox: don't check clk ID against 0Stephen Warren2016-06-24-4/+4
* clk: convert API to match reset/mailbox styleStephen Warren2016-06-19-333/+396
* Merge http://git.denx.de/u-boot-samsungTom Rini2016-06-06-0/+307
|\
| * clk: exynos: add clock driver for Exynos7420 SocThomas Abraham2016-05-25-0/+307
* | Merge git://git.denx.de/u-boot-dmTom Rini2016-05-27-2/+2
|\ \
| * | Rename reset to sysresetStephen Warren2016-05-26-2/+2
* | | rockchip: rk3288: Add clock support for the gmac ethernet interfaceSjoerd Simons2016-05-27-0/+14
|/ /
* | clk: uniphier: add Media I/O clock driver support for PH1-LD11Masahiro Yamada2016-05-26-0/+4
|/
* clk: uniphier: add Media I/O clock driver support for PH1-LD20Masahiro Yamada2016-04-24-0/+4
* clk: uniphier: use devm_get_addr() to get base addressMasahiro Yamada2016-04-01-6/+3
* clk: uniphier: add Media I/O clock driver for UniPhier SoCsMasahiro Yamada2016-02-14-0/+413
* drivers: clk: Add clock driver for Microchip PIC32 Microcontroller.Purna Chandra Mandal2016-02-01-0/+434
* rockchip: spl: Support full-speed CPU in SPLSimon Glass2016-01-21-0/+56
* rockchip: rk3288: clock: Fix various minor errorsSimon Glass2016-01-21-8/+13
* rockchip: clk: Add support for clocks needed by the displaysSimon Glass2016-01-21-4/+170
* rockchip: Rename the CRU_MODE_CON fieldsSimon Glass2016-01-21-30/+9
* rockchip: clk: Make rkclk_get_clk() SoC-specificSimon Glass2016-01-21-0/+30
* dm: clk: Add a simple version of clk_get_by_index()Simon Glass2016-01-21-1/+17
* rockchip: mmc: Update the driver to use the new clock IDSimon Glass2016-01-21-1/+1
* rockchip: clock: Add a function to find a clock by IDSimon Glass2016-01-21-2/+22
* rockchip: clk: Add a function to get a peripheral clock rateSimon Glass2016-01-21-0/+37
* rockchip: clock: Rename the general clock variable to gclk_rateSimon Glass2016-01-21-12/+12