summaryrefslogtreecommitdiff
path: root/doc/README.mpc85xx-sd-spi-boot
Commit message (Collapse)AuthorAgeLines
* powerpc: P2010: Drop configuration for P2010York Sun2016-11-23-2/+0
| | | | | | | P2010 is a single-core version of P2020. There is no P2010 target configured. Drop related macros. P2010 SoC is still supported. Signed-off-by: York Sun <york.sun@nxp.com>
* powerpc: P1014: Drop configuration for P1014York Sun2016-11-23-1/+0
| | | | | | | P1014 is a variant of P1010. There is no P1014 target configured. Drop related macros. P1014 SoC is still supported. Signed-off-by: York Sun <york.sun@nxp.com>
* powerpc: P1013: Drop configuration for P1013York Sun2016-11-23-2/+0
| | | | | | | P1013 is a single-core version of P1022. There is no P1022 target configured. Drop related macros. P1022 SoC is still supported. Signed-off-by: York Sun <york.sun@nxp.com>
* powerpc: P1012: Drop configuration for P1012York Sun2016-11-23-1/+0
| | | | | | | P1012 is a single-core version of P1021. There is no P1012 target configured. Drop related macros. P1012 SoC is still supported. Signed-off-by: York Sun <york.sun@nxp.com>
* powerpc: mpc85xx: Support booting from SD Card with SPLYing Zhang2013-08-20-0/+81
The code from the internal on-chip ROM. It loads the final uboot image into DDR, then jump to it to begin execution. The SPL's size is sizeable, the maximum size must not exceed the size of L2 SRAM. It initializes the DDR through SPD code, and copys final uboot image to DDR. So there are two stage uboot images: * spl_boot, 96KB size. The env variables are copied to L2 SRAM, so that ddr spd code can get the interleaving mode setting in env. It loads final uboot image from offset 96KB. * final uboot image, size is variable depends on the functions enabled. Signed-off-by: Ying Zhang <b40530@freescale.com> Acked-by: York Sun <yorksun@freescale.com>