summaryrefslogtreecommitdiff
path: root/doc/README.440-DDR-performance
Commit message (Collapse)AuthorAgeLines
* PPC440 DDR setup: Set SDRAM0_CFG0[PMU]=0 for best performanceStefan Roese2006-07-28-0/+90
AMCC suggested to set the PMU bit to 0 for best performace on the PPC440 DDR controller. Please see doc/README.440-DDR-performance for details. Patch by Stefan Roese, 28 Jul 2006