summaryrefslogtreecommitdiff
path: root/cpu
Commit message (Collapse)AuthorAgeLines
* Add coloured led interface for ARM boards.Peter Pearse2007-09-04-8/+6
| | | | Use it in cpu/arm920t/start.S to indicate U-Boot code has been entered.
* Enable L2 cache for MPC8568MDS boardHaiying Wang2007-08-29-1/+1
| | | | | | The L2 cache size is 512KB for 8568, print out the correct informaiton. Signed-off-by: Haiying Wang <Haiying.Wang@freescale.com>
* MPC5xxx: fix some compiler warnings in USB codeMartin Krause2007-08-29-3/+3
| | | | | | | | | Fix the following warnings: - usb.c:xx: warning: function declaration isn't a prototype - usb_ohci.c:xxx: warning: passing argument 1 of '__fswab32' makes integer from pointer wihtout a cast Signed-off-by: Martin Krause <martin.krase@tqs.de>
* Minor coding style cleanup.Wolfgang Denk2007-08-29-1/+1
| | | | Signed-off-by: Wolfgang Denk <wd@denx.de>
* [UC101] Fix: if no CF in the board, U-Boot resets sometimes.Heiko Schocher2007-08-28-0/+8
| | | | Signed-off-by: Heiko Schocher <hs@denx.de>
* Merge with /home/wd/git/u-boot/custodian/u-boot-coldfireWolfgang Denk2007-08-18-1235/+3325
|\
| * Coding style cleanupStefan Roese2007-08-18-17/+18
| | | | | | | | Signed-off-by: Stefan Roese <sr@denx.de>
| * ColdFire: Add M5235EVB Platform for MCF523xTsiChungLiew2007-08-17-0/+766
| | | | | | | | Signed-off-by: TsiChungLiew <Tsi-Chung.Liew@freescale.com>
| * ColdFire: Add M54455EVB for MCF5445xTsiChungLiew2007-08-16-0/+1127
| | | | | | | | Signed-off-by: TsiChungLiew <Tsi-Chung.Liew@freescale.com>
| * ColdFire: Add M5253EVBE platform for MCF52x2TsiChungLiew2007-08-16-32/+146
| | | | | | | | Signed-off-by: TsiChungLiew <Tsi-Chung.Liew@freescale.com>
| * ColdFire: MCF52x2 updateTsiChungLiew2007-08-16-1222/+369
| | | | | | | | Signed-off-by: TsiChungLiew <Tsi-Chung.Liew@freescale.com>
| * ColdFire: MCF5329 update cacheTsiChungLiew2007-08-16-1/+1
| | | | | | | | Signed-off-by: TsiChungLiew <Tsi-Chung.Liew@freescale.com>
| * Merge with git://www.denx.de/git/u-boot.gitStefan Roese2007-08-15-3186/+9011
| |\
| * | Coding style cleanupStefan Roese2007-08-08-6/+5
| | | | | | | | | | | | Signed-off-by: Stefan Roese <sr@denx.de>
| * | Port enabled for I2C signals and chipselects port configuration.TsiChungLiew2007-08-08-1/+10
| | | | | | | | | | | | Signed-off-by: TsiChungLiew <Tsi-Chung.Liew@freescale.com>
| * | Added uart_gpio_conf() in serial_init(), seperated uart port configuration ↵TsiChungLiew2007-08-08-14/+21
| | | | | | | | | | | | | | | | | | from cpu_init() to uart_gpio_conf() Signed-off-by: TsiChungLiew <Tsi-Chung.Liew@freescale.com>
| * | Merge with /home/stefan/git/u-boot/u-boot-coldfire-freescaleStefan Roese2007-07-16-0/+920
| |\ \
| | * \ Merge branch 'master' into u-boot-5329-earlyJohn Rigby2007-07-10-378/+600
| | |\ \
| | * | | Cache update and added CFG_UNIFY_CACHETsiChung2007-07-10-8/+7
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | Enabled cache in cpu_init_f() for faster flash to mem allocation. Updated cache handling in start.S. Applied cache invalidate in fec_send() and fec_recv(). Added CFG_UNIFY_CACHE for CF V3 only. Signed-off-by: TsiChung <tcliew@Goku.(none)>
| | * | | Create interrupts.c and modify MakefileTsiChungLiew2007-07-10-1/+50
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | interrupt_init() and dtimer_intr_setup() are placed in interrupts.c. Added interrupts.o to Makefile Signed-off-by: TsiChungLiew <Tsi-Chung.Liew@freescale.com>
| | * | | Enable IcacheTsiChungLiew2007-07-10-39/+38
| | | | | | | | | | | | | | | | | | | | Signed-off-by: TsiChungLiew <Tsi-Chung.Liew@freescale.com>
| | * | | Update header file and some clean upTsiChungLiew2007-07-10-18/+12
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | Replaced immap_5329.h and m5329.h with immap.h. Removed whitespaces. Signed-off-by: TsiChungLiew <Tsi-Chung.Liew@freescale.com>
| | * | | Update header file and enable icacheTsiChungLiew2007-07-10-4/+3
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | Replaced immap_5329.h and m5329.h with immap.h. Enabled icache_enable() in cpu_init_r(). Signed-off-by: TsiChungLiew <Tsi-Chung.Liew@freescale.com>
| | * | | Update header file and removed interrupt_init()TsiChungLiew2007-07-10-17/+2
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | Replace immap_5329.h and m5329.h with immap.h. Removed interrupt_init() and placed it in interrupts.c Signed-off-by: TsiChungLiew <Tsi-Chung.Liew@freescale.com>
| | * | | Added M5329AFEE and M5329BFEE PlatformsTsiChung Liew2007-06-18-0/+895
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | Added board/freescale/m5329evb, cpu/mcf532x, drivers/net, drivers/serial, immap_5329.h, m5329.h, mcfrtc.h, include/configs/M5329EVB.h, lib_m68k/interrupts.c, and rtc/mcfrtc.c Modified CREDITS, MAKEFILE, Makefile, README, common/cmd_bdinfo.c, common/cmd_mii.c, include/asm-m68k/byteorder.h, include/asm-m68k/fec.h, include/asm-m68k/io.h, include/asm-m68k/mcftimer.h, include/asm-m68k/mcfuart.h, include/asm-m68k/ptrace.h, include/asm-m68k/u-boot.h, lib_m68k/Makefile, lib_m68k/board.c, lib_m68k/time.c, net/eth.c and rtc/Makefile Signed-off-by: TsiChung Liew <Tsi-Chung.Liew@freescale.com>
* | | | | Merge with /home/wd/git/u-boot/custodian/u-boot-mpc83xxWolfgang Denk2007-08-18-47/+122
|\ \ \ \ \
| * | | | | mpc83xx: fix typo in DDR2 programmingKim Phillips2007-08-17-1/+1
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | introduced in the implement board_add_ram_info patch as I was cleaning out the magic numbers. sorry. Signed-off-by: Kim Phillips <kim.phillips@freescale.com>
| * | | | | mpc83xx: implement board_add_ram_infoKim Phillips2007-08-16-15/+39
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | add board_add_ram_info, to make memory diagnostic output more consistent. u-boot banner output now looks like: DRAM: 256 MB (DDR1, 64-bit, ECC on) and for boards with SDRAM on the local bus, a line such as this is added: SDRAM: 64 MB (local bus) also replaced some magic numbers with their equivalent define names. Signed-off-by: Kim Phillips <kim.phillips@freescale.com>
| * | | | | mpc83xx: migrate remaining freescale boards to libfdtKim Phillips2007-08-15-3/+12
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | this adds libfdt support code for the freescale mpc8313erdb, mpc832xemds, mpc8349emds, mpc8349itx, and gp boards. Boards remain compatible with OF_FLAT_TREE. Signed-off-by: Kim Phillips <kim.phillips@freescale.com>
| * | | | | mpc83xx: move common /memory node update mechanism to cpu.cKim Phillips2007-08-15-8/+23
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | also adds common prototypes to include/common.h. Signed-off-by: Kim Phillips <kim.phillips@freescale.com>
| * | | | | mpc83xx: remaining 8360 libfdt fixesKim Phillips2007-08-15-20/+47
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | PCI clocks and QE frequencies weren't being updated, and the core clock was being updated incorrectly. This patch also adds a /memory node if it doesn't already exist prior to update. plus some cosmetic trimming to single line comments. Signed-off-by: Kim Phillips <kim.phillips@freescale.com>
| * | | | | mpc83xx: fix UEC2->1 typo in libfdt setup codeKim Phillips2007-08-15-1/+1
| | |_|_|/ | |/| | | | | | | | | | | | | Signed-off-by: Kim Phillips <kim.phillips@freescale.com>
* | | | | lib_ppc: make board_add_ram_info weakKim Phillips2007-08-18-2/+0
|/ / / / | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | platforms wishing to display RAM diagnostics in addition to size, can do so, on one line, in their own board_add_ram_info() implementation. this consequently eliminates CONFIG_ADD_RAM_INFO. Thanks to Stefan for the hint. Signed-off-by: Kim Phillips <kim.phillips@freescale.com>
* | | | Merge with /home/wd/git/u-boot/custodian/u-boot-ppc4xxWolfgang Denk2007-08-14-99/+296
|\ \ \ \
| * \ \ \ Merge with git://www.denx.de/git/u-boot.gitStefan Roese2007-08-14-3083/+8470
| |\ \ \ \
| * | | | | Coding style cleanupStefan Roese2007-08-14-2/+2
| | | | | | | | | | | | | | | | | | | | | | | | Signed-off-by: Stefan Roese <sr@denx.de>
| * | | | | Merge with /home/stefan/git/u-boot/zeusStefan Roese2007-08-14-30/+67
| |\ \ \ \ \
| | * | | | | ppc4xx: Add initial Zeus (PPC405EP) board supportStefan Roese2007-08-14-42/+35
| | | | | | | | | | | | | | | | | | | | | | | | | | | | Signed-off-by: Stefan Roese <sr@denx.de>
| | * | | | | ppc4xx: Add support for AMCC 405EP Taihu boardJohn Otken2007-07-26-1/+45
| | | | | | | | | | | | | | | | | | | | | | | | | | | | Signed-off-by: John Otken <john@softadvances.com>
| * | | | | | ppc4xx: Fix problem in PLL clock calculationStefan Roese2007-08-13-18/+24
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | This patch was originall provided by David Mitchell <dmitchell@amcc.com> and fixes a bug in the PLL clock calculation. Signed-off-by: Stefan Roese <sr@denx.de>
| * | | | | | ppc4xx: Code cleanupStefan Roese2007-08-02-1/+1
| | | | | | | | | | | | | | | | | | | | | | | | | | | | Signed-off-by: Stefan Roese <sr@denx.de>
| * | | | | | [ppc440SPe] Graceful recovery from machine check during PCIe configurationGrzegorz Bernacki2007-08-02-9/+57
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | During config transactions on the PCIe bus an attempt to scan for a non-existent device can lead to a machine check exception with certain peripheral devices. In order to avoid crashing in such scenarios the instrumented versions of the config cycle read routines are introduced, so the exceptions fixups framework can gracefully recover. Signed-off-by: Grzegorz Bernacki <gjb@semihalf.com> Acked-by: Rafal Jaworowski <raj@semihalf.com>
| * | | | | | [ppc4xx] Separate settings for PCIe bus numbering on 440SPe rev.ARafal Jaworowski2007-08-02-3/+8
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | This brings back separate settings for PCIe bus numbers depending on chip revision, which got eliminated in 2b393b0f0af8402ef43b25c1968bfd29714ddffa commit. 440SPe rev. A does NOT work properly with the same settings as for the rev. B (no devices are seen on the bus during enumeration). Signed-off-by: Rafal Jaworowski <raj@semihalf.com>
| * | | | | | ppc4xx: Update AMCC Bamboo 440EP supportEugene OBrien2007-07-31-1/+1
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | Changed storage type of cfg_simulate_spd_eeprom to const Changed storage type of gpio_tab to stack storage (Cannot access global data declarations in .bss until afer code relocation) Improved SDRAM tests to catch problems where data is not uniquely addressable (e.g. incorrectly programmed SDRAM row or columns) Added CONFIG_PROG_SDRAM_TLB to support Bamboo SIMM/DIMM modules Fixed AM29LV320DT (OpCode Flash) sector map Signed-off-by: Eugene OBrien <eugene.obrien@advantechamt.com> Signed-off-by: Stefan Roese <sr@denx.de>
| * | | | | | ppc4xx: Only print ECC related info when the error bis are setStefan Roese2007-07-30-14/+24
| |/ / / / / | | | | | | | | | | | | | | | | | | Signed-off-by: Stefan Roese <sr@denx.de>
| * | | | | ppc4xx: Fix bug with default GPIO output valueStefan Roese2007-07-20-2/+2
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | As spotted by Matthias Fuchs, the default output values for all GPIO1 outputs were not setup correctly. This patch fixes this issue. Signed-off-by: Stefan Roese <sr@denx.de>
| * | | | | Merge with git://www.denx.de/git/u-boot.gitStefan Roese2007-07-16-8/+15
| |\ \ \ \ \ | | | |/ / / | | |/| | |
| * | | | | ppc4xx: Code cleanupStefan Roese2007-07-16-1/+0
| | | | | | | | | | | | | | | | | | | | | | | | Signed-off-by: Stefan Roese <sr@denx.de>
| * | | | | ppc4xx: Add new weak functions to support boardspecific DDR2 configurationStefan Roese2007-07-16-14/+44
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | The new "weak" functions ddr_wrdtr() and ddr_clktr() are added to better support non default, boardspecific DDR(2) controller configuration. Signed-off-by: Stefan Roese <sr@denx.de>
| * | | | | ppc4xx: Add remove_tlb() function to remove a mem area from TLB setupStefan Roese2007-07-16-1/+61
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | The new function remove_tlb() can be used to remove the TLB's used to map a specific memory region. This is especially useful for the DDR(2) setup routines which configure the SDRAM area temporarily as a cached area (for speedup on auto-calibration and ECC generation) and later need this area uncached for normal usage. Signed-off-by: Stefan Roese <sr@denx.de>
generated by cgit v1.1 at 2024-12-12 05:57:30 +0000