Commit message (Collapse) | Author | Age | Lines | |
---|---|---|---|---|
* | Updates to common PPC4xx onboard (DDR)SDRAM init code (405 and 440) | Stefan Roese | 2006-03-31 | -34/+342 |
| | | | | | | | | | | | | | | | | | | 405 SDRAM: - The SDRAM parameters can now be defined in the board config file and the 405 SDRAM controller values will be calculated upon bootup (see PPChameleonEVB). When those settings are not defined in the board config file, the register setup will be as it is now, so this implementation should not break any current design using this code. Thanks to Andrea Marson from DAVE for this patch. 440 DDR: - Added function sdram_tr1_set to auto calculate the TR1 value for the DDR. - Added ECC support (see p3p440). Patch by Stefan Roese, 17 Mar 2006 | |||
* | Add support for MPC859/866 Rev. A.0 | Wolfgang Denk | 2006-03-18 | -3/+8 |
| | ||||
* | Support for DDR with 32-data path. Addotional notes on injecting | Rafal Jaworowski | 2006-03-16 | -12/+49 |
| | | | | multiple-bit errors. | |||
* | Add support for ECC DDR initialization on MPC83xx. | Marian Balakowicz | 2006-03-14 | -22/+108 |
| | ||||
* | Add DMA support for MPC83xx. | Marian Balakowicz | 2006-03-14 | -0/+85 |
| | ||||
* | Add sync in do_reset() routine for MPC83xx after RPR register | Marian Balakowicz | 2006-03-14 | -0/+2 |
| | | | | | was written to. It is need on some targets when BAT translation is enabled. | |||
* | Add Dcbz(), Dcbi() and Dcbf() routines for MPC83xx. | Marian Balakowicz | 2006-03-14 | -0/+34 |
| | ||||
* | Correct shift offsets in icache_status and dcache_status for MPC83xx. | Marian Balakowicz | 2006-03-14 | -2/+2 |
| | ||||
* | Apply SoC concept to arm926ejs CPUs, i.e. move the SoC specific timer and | Wolfgang Denk | 2006-03-13 | -167/+531 |
| | | | | | cpu_reset code from cpu/$(CPU) into the new cpu/$(CPU)/$(SOC) directories Patch by Andreas Engel, 13 Mar 2006 | |||
* | Fix problem with updated PCI code in cpu/ppc4xx/405gp_pci.c | Stefan Roese | 2006-03-13 | -1/+1 |
| | | | | Patch by Stefan Roese, 13 Mar 2006 | |||
* | cpu/ppc4xx/start.S : exceptions are enabled after relocation | Stefan Roese | 2006-03-13 | -23/+18 |
| | | | | Patch by Cedric Vincent, 6 June 2005 | |||
* | au1x00_eth.c: check malloc return value and abort if it failed | Wolfgang Denk | 2006-03-13 | -2/+6 |
| | | | | Patch by Andrew Dyer, 26 Jul 2005 | |||
* | Fix bug in [id]cache_status commands for MPC85xx processors; | Wolfgang Denk | 2006-03-13 | -2/+2 |
| | | | | | | should look at LSB of L1CSRn registers to determine if L1 cache is enabled, not the MSB. Patch by Murray Jensen, 19 Jul 2005 | |||
* | Merge with git://git.kernel.org/pub/scm/boot/u-boot/u-boot.git#mpc83xx | Wolfgang Denk | 2006-03-12 | -209/+349 |
|\ | ||||
| * | Enable address translation on MPC83xx | Kumar Gala | 2006-02-10 | -179/+298 |
| | | | | | | | | Patch by Kumar Gala, 10 Feb 2006 | |||
| * | Decopuled setting of OR/BR and LBLAWBAR/LBLAWAR on MPC83xx | Kumar Gala | 2006-01-25 | -28/+21 |
| | | | | | | | | Patch by Kumar Gala, 25 Jan 2006 | |||
| * | Only disable the MPC83xx watchdog if its enabled out of reset. | Kumar Gala | 2006-01-11 | -0/+6 |
| | | | | | | | | | | If its disabled out of reset SW can later enable it if so desired Patch by Kumar Gala, 11 Jan 2006 | |||
| * | Allow config of GPIO direction & data registers at boot on 83xx | Kumar Gala | 2006-01-11 | -0/+8 |
| | | | | | | | | Patch by Kumar Gala, 11 Jan 2006 | |||
| * | Enable time handling on 83xx | Kumar Gala | 2006-01-11 | -0/+10 |
| | | | | | | | | Patch by Kumar Gala, 11 Jan 2006 | |||
| * | Make System IO Config Registers board configurable on MPC83xx | Kumar Gala | 2006-01-11 | -2/+6 |
| | | | | | | | | Patch by Kumar Gala, 11 Jan 2006 | |||
* | | Merge with git://git.kernel.org/pub/scm/boot/u-boot/u-boot.git#ft_infr | Wolfgang Denk | 2006-03-12 | -0/+38 |
|\ \ | ||||
| * | | Add helper function for generic flat device tree fixups for mpc83xx | Kumar Gala | 2006-01-11 | -0/+38 |
| |/ | | | | | | | Patch by Kumar Gala 11 Jan 2006 | |||
* | | Fix PCIDF calculation in cpu/mpc8260/speed.c for MPC8280EC | Wolfgang Denk | 2006-03-12 | -8/+19 |
| | | | | | | | | Patch by KokHow Teh, 16 Jun 2005 | |||
* | | Coding Style cleanup | Wolfgang Denk | 2006-03-12 | -171/+165 |
| | | ||||
* | | Add missing Blackfin files. | Wolfgang Denk | 2006-03-12 | -0/+3135 |
| | | ||||
* | | More GCC 4.x woes | Wolfgang Denk | 2006-03-11 | -1/+2 |
| | | ||||
* | | Some code cleanup for GCC 4.x | Wolfgang Denk | 2006-03-11 | -2/+2 |
| | | ||||
* | | Cleanup (get rid of debug code that sneaked in) | Wolfgang Denk | 2006-03-07 | -1/+0 |
| | | ||||
* | | Merge with /home/wd/git/u-boot/master | Wolfgang Denk | 2006-03-06 | -48/+42 |
|\ \ | | | | | | | | | | Code cleanup. | |||
| * | | Initial port to MCC200 board (work in progress) | Wolfgang Denk | 2006-02-22 | -1/+2 |
| | | | | | | | | | | | | Minimally modified patch by Bluetechnix, Vienna | |||
* | | | Cleanup of NAND support of delta board using the Monahans Data Flash | Markus Klotzbücher | 2006-03-06 | -1/+9 |
| | | | | | | | | | | | | Controller. | |||
* | | | Lots of new stuff: | Markus Klotzbücher | 2006-03-04 | -1/+1 |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | * Debug message can be turned on and off. * Waiting for events now times out. * Implemented RESET command. * Added appropriate nand_bbt_descriptor and nand_oobinfo. Remaining Problems: * Read Status still behaves weird an returns invalid stuff sometimes. * ECC Placement does not respect our scheme in nand_oobinfo. | |||
* | | | All subsystem clocks not immediately need are turned at reset. | Markus Klotzbücher | 2006-02-28 | -0/+10 |
| | | | ||||
* | | | Added GPIO initialization of DF signal. Still not working. | Markus Klotzbücher | 2006-02-28 | -0/+1 |
| | | | ||||
* | | | This is the first commit for the u-boot zylonite port. The following has be | Markus Klotzbücher | 2006-02-07 | -12/+47 |
|/ / | | | | | | | | | | | | | | | | | | | | | | | | | done so far: * created zylonite board dir (based on lubbock) * extended some - but not all pxa sources and headers for Intel Monahans support (CONFIG_CPU_MONAHANS) * created Makefile zylonite target + MAKEALL entry * added some debug nonsense, remove later, grep for mk@tbd Status: compiles (eldk-4.0), and can be started with BDI, but runs forever and doesn't halt at breakpoints. Hmmm... | |||
* | | PMC405 and CPCI405: Moved configuration of pci resources into config file. | Stefan Roese | 2006-01-18 | -4/+5 |
|/ | | | | | | PMC405 and CPCI2DP: Added firmware download and booting via pci. Patch by Matthias Fuchs, 20 Dec 2005 | |||
* | MPC5200: Set PCI retry counter to 0 = infinite retry; | Wolfgang Denk | 2005-12-16 | -1/+5 |
| | | | | | The default of 255 is too short for slow devices. Patch by Martin Nykodym, 12 Dec 2005 | |||
* | (no commit message) | Wolfgang Denk | 2005-12-12 | -1/+1 |
| | ||||
* | Fix DPRAM offset/size for MPC8541/8555. | Wolfgang Denk | 2005-12-06 | -1/+3 |
| | | | | Simplify TQM85xx Makefile handling. | |||
* | Code cleanup, especially MIPS for GCC 4.x | Wolfgang Denk | 2005-12-04 | -182/+181 |
| | ||||
* | Fix U-Boot compilation for MIPS boards using ELDK 4.0 | Wolfgang Denk | 2005-12-01 | -14/+19 |
| | ||||
* | Compile warning fixed | Stefan Roese | 2005-11-29 | -1/+1 |
| | | | | Patch by Stefan Roese, 29 Nov 2005 | |||
* | Add support for AMCC 440SP, add support for AMCC Luan 440SP eval board. | Stefan Roese | 2005-11-29 | -103/+189 |
| | | | | Patch by John Otken, 23 Nov 2005 | |||
* | Changed PPC44x startup message (cpu info, speed...) to common style: | Stefan Roese | 2005-11-27 | -102/+131 |
| | | | | | | | | | | | On PPC44x platforms, the startup message generated in "cpu.c" only comprised the ppc type and revision but not additional informations like speed etc. Those speed infos where printed in the board specific code. This new implementation now prints all CPU infos in the common cpu specific code. No board specific code is needed anymore and therefore removed from all current 44x implementations. Patch by Stefan Roese, 27 Nov 2005 | |||
* | Add support for Prodrive P3P440 board: | Stefan Roese | 2005-11-22 | -3/+81 |
| | | | | | | | - Added onboard PPC440 DDR autodetection in cpu/ppc/sdram.c - CFG_FLASH_QUIET_TEST added to use the common CFI driver for bank autodetection Patch by Stefan Roese, 22 Nov 2005 | |||
* | Fix Bamboo DDR SDRAM initialization (problem with onboard SDRAM) | Stefan Roese | 2005-11-15 | -50/+99 |
| | | | | Patch by Stefan Roese, 15 Nov 2005 | |||
* | Fix MPC85xx PCI support (pci_register_hose() before pci config access) | Stefan Roese | 2005-11-07 | -10/+10 |
| | | | | Patch by Stefan Roese, 07 Nov 2005 | |||
* | Add support for Ocotea pass 3 with 440GX Rev. F | Stefan Roese | 2005-11-01 | -0/+3 |
| | | | | Patch by Stefan Roese, 01 Nov 2005 | |||
* | Merge with /home/m8/git/u-boot | Wolfgang Denk | 2005-10-29 | -92/+204 |
|\ | ||||
| * | Add support for multiple PHYs. | Marian Balakowicz | 2005-10-28 | -93/+204 |
| | |