summaryrefslogtreecommitdiff
path: root/cpu/ppc4xx/tlb.c
Commit message (Collapse)AuthorAgeLines
* Merge with /home/stefan/git/u-boot/denx-merge-srStefan Roese2007-03-01-3/+3
|\
| * Minor code cleanup.Wolfgang Denk2007-02-27-3/+3
| |
* | [PATCH] Update AMCC Katmai 440SPe eval board supportStefan Roese2007-03-01-2/+2
|/ | | | | | | | | | | This patch updates the recently added Katmai board support. The biggest change is the support of ECC DIMM modules in the 440SP(e) SPD DDR2 driver. Please note, that still some problems are left with some memory configurations. See the driver for more details. Signed-off-by: Stefan Roese <sr@denx.de>
* [PATCH] PPC4xx: Add 440SP(e) DDR2 SPD DIMM supportStefan Roese2007-02-20-0/+184
This patch adds support for the DDR2 controller used on the 440SP and 440SPe. It is tested on the Katmai (440SPe) eval board and works fine with the following DIMM modules: - Corsair CM2X512-5400C4 (512MByte per DIMM) - Kingston ValueRAM KVR667D2N5/512 (512MByte per DIMM) - Kingston ValueRAM KVR667D2N5K2/2G (1GByte per DIMM) This patch also adds the nice functionality to dynamically create the TLB entries for the SDRAM (tlb.c). So we should never run into such problems with wrong (too short) TLB initialization again on these platforms. Signed-off-by: Stefan Roese <sr@denx.de>