summaryrefslogtreecommitdiff
path: root/cpu/ppc4xx/sdram.c
Commit message (Collapse)AuthorAgeLines
* ppc4xx: Add initial Zeus (PPC405EP) board supportStefan Roese2007-08-14-8/+19
| | | | Signed-off-by: Stefan Roese <sr@denx.de>
* ppc4xx: Add support for AMCC 405EP Taihu boardJohn Otken2007-07-26-1/+10
| | | | Signed-off-by: John Otken <john@softadvances.com>
* [PATCH] Add support for AMCC Taishan PPC440GX eval boardStefan Roese2007-01-18-8/+25
| | | | Signed-off-by: Stefan Roese <sr@denx.de>
* [PATCH] 44x: Fix problem with DDR controller setup (refresh rate)Stefan Roese2007-01-06-1/+1
| | | | | | | This patch fixes a problem with an incorrect setup for the refresh timer of the 44x DDR controller in the file cpu/ppc4xx/sdram.c Signed-off-by: Stefan Roese <sr@denx.de>
* Add initial support for the ALPR board from ProdriveStefan Roese2006-08-15-0/+8
| | | | | NAND needs some additional testing Patch by Heiko Schocher, 15 Aug 2006
* PPC440 DDR setup: Set SDRAM0_CFG0[PMU]=0 for best performanceStefan Roese2006-07-28-1/+1
| | | | | | | AMCC suggested to set the PMU bit to 0 for best performace on the PPC440 DDR controller. Please see doc/README.440-DDR-performance for details. Patch by Stefan Roese, 28 Jul 2006
* Some code cleanupWolfgang Denk2006-04-16-107/+107
|
* Updates to common PPC4xx onboard (DDR)SDRAM init code (405 and 440)Stefan Roese2006-03-31-34/+264
| | | | | | | | | | | | | | | | | | 405 SDRAM: - The SDRAM parameters can now be defined in the board config file and the 405 SDRAM controller values will be calculated upon bootup (see PPChameleonEVB). When those settings are not defined in the board config file, the register setup will be as it is now, so this implementation should not break any current design using this code. Thanks to Andrea Marson from DAVE for this patch. 440 DDR: - Added function sdram_tr1_set to auto calculate the TR1 value for the DDR. - Added ECC support (see p3p440). Patch by Stefan Roese, 17 Mar 2006
* Add support for Prodrive P3P440 board:Stefan Roese2005-11-22-0/+70
| | | | | | | - Added onboard PPC440 DDR autodetection in cpu/ppc/sdram.c - CFG_FLASH_QUIET_TEST added to use the common CFI driver for bank autodetection Patch by Stefan Roese, 22 Nov 2005
* cpu/ppc4xx/sdram.c rewritten now using get_ram_size()stroese2004-07-15-227/+38
|
* Disable memory controller before setting first values.stroese2003-09-12-0/+5
|
* * Code cleanup:wdenk2003-06-27-4/+4
| | | | | | | | | - remove trailing white space, trailing empty lines, C++ comments, etc. - split cmd_boot.c (separate cmd_bdinfo.c and cmd_load.c) * Patches by Kenneth Johansson, 25 Jun 2003: - major rework of command structure (work done mostly by Michal Cendrowski and Joakim Kristiansen)
* Cleanup: remove trailing white spacewdenk2003-02-11-5/+5
|
* Added 4MByte and 128MByte onboard SDRAMstroese2003-02-10-4/+105
|
* Initial revisionwdenk2002-11-03-0/+191
generated by cgit v1.1 at 2024-11-23 21:37:00 +0000