summaryrefslogtreecommitdiff
path: root/cpu/mpc86xx/interrupts.c
Commit message (Collapse)AuthorAgeLines
* cpu/86xx fixes.Jon Loeliger2007-08-10-22/+29
| | | | | | | | | | | | | | Remove rev 1 fixes. Always set PICGCR_MODE. Enable machine check and provide board config option to set and handle SoC error interrupts. Include MSSSR0 in error message. Isolate a RAMBOOT bit of code with #ifdef CFG_RAMBOOT. Signed-off-by: Ed Swarthout <Ed.Swarthout@freescale.com> Signed-off-by: Jon Loeliger <jdl@freescale.com>
* Fix build errors and warnings / code cleanup.Wolfgang Denk2007-08-02-3/+3
| | | | Signed-off-by: Wolfgang Denk <wd@denx.de>
* Set Rev 2.x 86xx PIC in mixed mode.Haiying Wang2007-03-22-0/+20
| | | | | | | | | Prevent false interrupt from hanging Linux as MSR[EE] is set to enable interrupts by changing the PIC out of the default pass through mode into mixed mode. Signed-off-by: Haiying Wang <haiying.wang@freescale.com> Signed-off-by: Jon Loeliger <jdl@freescale.com>
* General indent and whitespace cleanups.Jon Loeliger2006-08-22-51/+37
|
* Review cleanups.Jon Loeliger2006-05-31-23/+19
| | | | Signed-off-by: Jon Loeliger <jdl@freescale.com>
* Cleanup whitespaces and style issues.Jon Loeliger2006-04-27-13/+10
| | | | | | | Removed //-style comments. Use 80-column lines. Remove trailing whitespace. Remove dead code and debug cruft.
* Initial support for MPC8641 HPCN board.Jon Loeliger2006-04-26-0/+225
generated by cgit v1.1 at 2024-12-13 16:00:14 +0000